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Abstract
Defects, both as-fabricated and generated during operation, are an inevitable
reality of real-world CMOS devices. Intermittent charging of these defects during
operation is responsible for many reliability degradation mechanisms, including
Bias Temperature Instability (BTI), Time Dependent Dielectric Breakdown
(TDDB), Stress Induced Leakage Current (SILC) and Random Telegraph Noise
(RTN). Their decreasing absolute numbers in downscaled devices, combined
with the stochastic nature of charge capture and emission in these defects,
results in a drastic increase in time-dependent variability among devices of the
same technology, which adds on top of the initial time-zero variability.
This study focuses on the characterization and simulation methodology for
time- and workload-dependent BTI variability in advanced CMOS technologies.
Accurately assessing the implications of BTI induced time-dependent threshold
voltage (∆VTH) distributions on the performance and yield estimation of digital
circuits relies on a combined methodology comprising, (I) thorough statistical
characterization, (II) relevant modeling methodologies and (III) appropriate
compact models and simulation tools.
We show that nFET and pFET time-dependent variability, in addition to the
standard time-zero variability, can be fully characterized and projected using a
series of measurements on a large test element group fabricated in an advanced
technology. The statistical distributions encompassing both time-zero and
time-dependent variability and their correlations are discussed. Furthermore,
a generalized compound Poisson-Exponential distribution is derived to fully
describe both (unimodal) NBTI and (bimodal) PBTI distributions with great
accuracy in the extreme tail regions of the distribution.
This added time dimension to the variability analysis is, however, proven to
be a considerable design challenge. The assumption of Normally distributed
threshold voltages, imposed by State-of-the-Art design approaches, is shown
to induce inaccuracy which is readily solved by adopting our Exponential-
iii
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Poisson statistical approach. However, the non-normally distributed ∆VTH
create compatibility issues with the current SotA statistical assessments
techniques for evaluating high sigma yield of e.g. SRAM cells. Therefore
we present a novel Non-Monte-Carlo numerical simulation methodology capable
of evaluating circuit performance under workload-dependent BTI degradation.
Complementary, we also develop a practical circuit level reliability compact
model to enable fully coupled statistically varying degradation in the transient
of SPICE simulations.
Finally, we show that using Normally distributed BTI ∆VTH , imposed by the
SotA design approaches, in contrast to the Exponential Poisson distribution, can
significantly overestimate the yield and performance after degradation for both
memory and logic applications. Incorporating the appropriate statistics is crucial
for accurately predicting the necessary guard bands. Combining deterministic
workloads with statistical assessment techniques will be imperative to reduce
circuit margins which allows to extend technology scaling. The conclusions
reported here strongly support that Design and Technology Co-Optimization
(DTCO) will offer the solution to the reliability problems foreseen for ultra-scaled
and future technologies.
Beknopte samenvatting
Defecten, zowel ontstaan bij fabricatie of gegeneerd bij gebruik, zijn een
onoverkomelijke realiteit van bestaande CMOS transistors. Het intermitte-
rend laden van deze defecten tijdens bedrijf is verantwoordelijk voor vele
degradatiemechanismen, waaronder instelpunt-temperatuur-instabiliteit (Engels:
Bias Temperature Instability). Hun dalende absolute aantallen in verkleinde
structuren, gecombineerd met de stochastische aard van ladingvangst en -uitstoot
in deze defecten, resulteert in een drastische toename van tijdsafhankelijke
variabiliteit tussen structuren van dezelfde technologie, dewelke bijdraagt
bovenop de initiële tijdstip-nul variabiliteit.
Deze studie focust op de kenschetsing- en simulatiemethodologie voor tijd- en
werklastafhankelijke BTI variabiliteit in geavanceerde CMOS technologieën.
Het accuraat schatten van de implicaties van BTI geïnduceerde tijdsafhankelijke
drempelspanningsverdelingen (∆VTH) op de prestatie en opbrengstschatting van
digitale circuits, beroept op een gecombineerde methodologie, bestaande uit: (I)
diepgaande statistische kenmerking, (II) relevante modelleringsmethodologieën
en (III) aangepaste compactmodellen en simulatiemiddelen.
We tonen dat nFET en pFET tijdsafhankelijke variabiliteit, bovenop de
standaard tijdstip-nul variabiliteit, volledig gekenmerkt en geprojecteerd kan
worden door een reeks metingen te gebruiken op een grote testelementengroep
gefabriceerd in een geavanceerde technologie. We bespreken de statistische
verdelingen die zowel tijdstip-nul en tijdsafhankelijke variabiliteit omvatten
en hun correlaties. Verder wordt een veralgemeende samengestelde Poisson-
Exponentieel-verdeling afgeleid om zowel de (unimodale) NBTI en (bimodale)
PBTI verdelingen in hun volledigheid te beschrijven met grote accuraatheid in
de extreme uiteindes van de verdeling.
Deze toegevoegde tijdsdimensie aan de variabiliteitsanalyse, is echter, een
aanzienlijke ontwerpuitdaging. We tonen aan dat de veronderstelling
van Normaal-verdeelde drempelspanningen, opgelegd door de allernieuwste
v
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ontwerpbenaderingen (Engels: State-of-the-Art (SotA)), onnauwkeurigheden
opwekt dewelke gemakkelijk opgelost kunnen worden door onze Poisson-
Exponentieel statistische benadering aan te nemen. De niet-Normaal
verdeelde ∆VTH creëert echter compatibiliteitsproblemen met de huidige
SotA statistische schattingstechnieken voor het evalueren van SRAM cellen
voor hoge opbrengsten. Daarom stellen we een nieuwe Niet-Monte-Carlo
numerieke simulatiemethodologie voor die in staat is om circuitprestaties onder
werklastafhankelijke BTI degradatie te evalueren. Complementair hieraan,
hebben we ook een praktisch betrouwbaarheidscompactmodel op circuitniveau
ontwikkeld om volledig gekoppelde statistisch variërende degradatie in de
tijdsafhankelijke SPICE simulaties toe te laten.
Tot slot, tonen we aan dat het gebruik van normaal-verdeelde BTI ∆VTH ,
opgelegd door de SotA ontwerpbenaderingen, in tegenstelling tot de Exponentiële
Poissonverdeling, de opbrengst en prestaties na degradatie voor zowel
geheugen als logische applicaties kan overschatten. Het gebruiken van
de gepaste statistieken is cruciaal voor een nauwkeurige voorspelling van
de noodzakelijke marges. De combinatie van deterministische werklast-
en statistische schattingstechnieken zal nodig zijn om de circuitmarges te
verminderen dewelke toelaten om technologieschaling uit te breiden. De hier
gerapporteerde conclusies ondersteunen sterk dat Ontwerp en Technologie Co-
Optimalisatie (Engels: Design and Technology Co-Optimization (DTCO)) de
oplossing zal bieden voor betrouwbaarheidsproblemen die kunnen voorkomen
in ultra-schaal en toekomstige technologieën.
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Chapter 1
Introduction
This Chapter introduces the research topic of this Thesis, the methodology, as
well as its scope and the significance of the work. Section 1.1 will put the topic
in context of ever scaling logic technologies and the challenge of making reliable
circuits with non-identical, i.e. unreliable, components. Section 1.2 discusses
the main reliability challenges for scaled technologies and provides the problem
statement. Section 1.3 will then introduce the objective of this Thesis while
section 1.4 highlights the main contributions of the work. Finally, section 1.5
lists the different Chapters and describes the structure of the Thesis.
1.1 Making reliable semiconductor ICs using unre-
liable components
Very Large Scale Integration (VLSI) is the process of creating an Integrated
Circuit (IC) by combining thousands to billions of transistors into a single chip.
VLSI started in the early 70’s with the introduction of the first commercially
available microprocessor, Intel 4004, which contained about 2000 transistors on
a die area of 12mm2. Ever since, the transistor count per area approximately
doubled every two years. This is known as Moore’s law [60] (Fig. 1.1).
Initially, Moore’s law was made from a phenomenological observation and used
as a forecast, but as it became more widely accepted, it actually served as a
guide, or roadmap for the entire industry. Keeping up with Moore’s law resulted
in continuous technological innovation. Interestingly, over the history of scaling,
key technologists at different points in time have also predicted the end of
1
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(a) (b)
Figure 1.1: Intel CPU (a) transistor count trend and (b) operating frequency
trend during MOSFET scaling. Replotted from [20]
scaling a few technology nodes ahead. Nevertheless, every time when scaling
reached predicted barriers, innovative and strategical solutions have enabled to
extend Moore’s law of scaling. These innovative performance enhancements are
introduced roughly every two technology nodes, following an innovation and
optimization cycle.
As Complementary Metal Oxide Semiconductor (CMOS) scaling continues into
the deca-nanometer range, we can literally count the number of atoms in the
active region of each Field Effect Transistor (FET). One of the consequences
is that the fluctuation in dopant number in each device (Random Dopant
Fluctuation, or RDF) results in an increased time-zero (i.e., as fabricated)
variability of the important transistor parameters. Moreover, defects, both
as-fabricated and generated during operation, are responsible for several
degradation mechanisms and cause a drift and further spread of these parameters,
typically labeled time-dependent variability. This increase time-dependent
variability is a general concern for the reliability of the technology. Consequently,
as design margins continue to become tighter, the need for accurate models to
predict circuit aging has become more pronounced.
1.1.1 Classic scaling
In the early years of Complementary-Metal–Oxide–Semiconductor (CMOS)
technology, scaling was performed under constant supply voltage, i.e. as device
dimension shrunk from node to node the supply voltage remained constant (Fig.
1.2). The resulting rapid increase in power density, however, was unsustainable
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Figure 1.2: Evolution of the gate oxide and silicon electric fields showing 3
different scaling trend over the past years. Replotted from [70]
in the long run. Therefore, the following scaling periods focused on keeping
the electric field constant during scaling, referred to as Dennard scaling [43].
While device dimensions as oxide thickness (Tox), transistor length (Lg) and
transistor width (W ) were scaled by a constant factor (1/k), the supply voltage
was accordingly scaled as (1/k). This simple geometric scaling provided a delay
improvement of (1/k) for a more relaxed increase in power density.
However, classic Dennard scaling ended below the 130nm node because making
the transistor smaller was not sufficient anymore to deliver performance
improvements. Performance degradation resulted from the non-scaling sub
threshold (SS) slope of the transistor and increased short channel effects (SCE)
at reduced gate lengths. As a consequence, supply voltage scaling significantly
reduced causing again an increase in the electric field of the device. Nonetheless,
area scaling did not stop and performance enhancement were added to continue
driving the scaling road-map, as discussed in the following.
1.1.2 Innovative scaling
Although the gate oxide thickness scaling had stopped around the 90nm node
at ∼ 1.2 nm due to gate leakage constraints, performance increase was still
maintained initially by introducing channel strain engineering [54, 158]. Using
Silicon-Germanium (SiGe) source and drain regions, selectively grown on pFET
devices, resulted in a compressive strain for enhanced hole mobility. NFET
devices benefited from tensile strain achieved by depositing a SiN capping layer
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(a) (b)
Figure 1.3: Transmission Electron Microscopy (TEM) pictures of Intel’s 90 nm
uniaxial strained (a) NMOS and (b) NMOS device. Picture from [20].
(Fig. 1.3). Strain engineering was further developed for the 65-nm node [18] at
roughly constant oxide thickness (Fig. 1.4a).
Although strain engineering provided an boosted performance for two technology
nodes, increased channel control by reducing oxide thickness was necessary for
further scaling. Since the traditional SiO2 oxide provides high gate leakage,
high-permittivity (high-k or HK) hafnium based oxides were introduced at the
45-nm node [114] (1.4b). Due to the higher permittivity, the HfO2 oxide layer
can be physically thicker for leakage suppression while still maintaining high
channel control. Providentially, the usage of high-k oxides enabled using metal
gates (MG) to replace the traditional, partially depleted, poly-Si gate for a
further reduction in equivalent oxide thickness (EOT).
Another innovation was introduced by using the gate-last or replacement metal
gate (RMG) process. In the RMG process flow a dummy poly-Si gate is
deposited first and replaced by a metal gate after the source and drains are
processed at high temperatures. This enables a wider variety of metals to choose
from for optimal workfunction tuning. Moreover, removing the dummy gate
results in an increase of channel strain. Further enhancements of strain and
RMG-HKMG engineering were implemented in the 32-nm node [117].
At the 22-nm node the traditional planar structure, suffering from SCE at
scaled dimensions was replaced by a 3D tri-gate structure, also called a FinFET
device [14]. The FinFET device, having superior channel control, resulted in
less aggressive Tox scaling. Combined with a fully depleted channel it yielded
reduced leakage and improved performance. Furthermore, due to the effective
gate area being more decoupled from the actual device footprint, Moore’s law
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(a) (b)
Figure 1.4: Innovation from 65nm to 45nm technology node. TEM pictures of
(a) Intel’s 65 nm 2e generation strained device compared to (b) Intel’s 45 nm
first generation HK-MG device. Picture from [20].
(a) (b)
Figure 1.5: Innovation from 32nm planar to 22nm FinFET technology node.
TEM pictures of (a) Intel’s 4e generation strained silicon and 2e generation
HK-MG device compared to (b) Intel’s 22 nm first generation FinFET device.
Picture from [20].
of scaling could be maintained at reduced device geometric scaling (Fig. 1.5).
Since the 14-nm node [116] is an enhancement of its predecessor, the next
technology node is speculated to introduce yet another innovation, needed to
boost performance. This innovation is most likely to be SiGe high-mobility
pFET channel material for increased mobility and beneficial reliability.
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Other high-mobility materials being explored are, for pFET, Germanium (Ge)
and for nFET, alloys of III/V group materials. Other more revolutionary
approaches foreseen for the 5-nm node onwards include nanowires, tunnel-FETs,
carbon-nanotube and graphene based devices.
1.2 Reliability challenges
With the continuous downscaling of CMOS technologies, reliability is more and
more becoming a major bottleneck from a technology point of view. The main
reasons are the increased electric fields and power densities reaching the limits
that can be allowed for reliable operation. After the classical Dennard scaling,
constant voltage scaling resulted in gate oxide fields approaching ∼ 10MV/cm
and the lateral electric field in the channel reaching ∼ 1 MV/cm (Fig. 1.2).
This obviously leads to increasing impact of degradation mechanisms such as
Negative Bias Temperature Instabilities (NBTI), Time Dependent Dielectric
Breakdown (TDDB) and Hot Carrier Injection (HCI) [29, 63]. This increase in
known degradation mechanism is generally well understood.
1.2.1 New and unknown reliability behavior
A more uncharted problem, however, is the introduction of novel architectures
and materials, to continue performance scaling, which have unknown reliability
behavior or introduce new degradation mechanisms [70]. Introduction of HK
oxides from the 45-nm node, resulted in Positive Bias Temperature Instabilities
(PBTI) for nFET devices and increased Stress Induced Leakage (SILC) [101].
Concurrent introduction of metal gates also increased variability induced by
Metal Grain Granularity (MGG) [179]. High mobility channel materials, like Ge
and III-V, introduce novel channel/oxide interfaces with defect densities greater
than the classical Si/SiO2 interface [76] causing mobility and SS degradation
and increased BTI.
FinFET devices have additional oxide reliability concerns due to the 3-D
transistor structure having larger gate area for the same wafer area and field
crowding at the fin tips accelerating degradation mechanisms like TDDB and BTI
[132]. Moreover, the introduced additional side-wall surfaces, having a different
110 crystal orientation, resulted in increased defect densities [69]. Although
FinFET technology was introduced to reduce the time-zero variability among
other things, by having a depleted channel, time-dependent NBTI variability
relative to time-zero variability still remained comparable to planar technologies
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[171]. Consequently, with supply voltages scaling, the time-dependent NBTI
impact in FinFETs still remains a considerable concern.
HCI is also a known reliability issue for FinFET devices because of to the
increased likelihood that the gate oxide will capture high energetic channel
carriers [133]. Moreover, the better SCE results in more of the drain-source
voltage to drop over the drain end of the device, causing more localized damage
[89]. However, one of the most important aging-related mechanisms in the
FinFET device is the increase of the channel temperature during operation
[125]. The channel temperature increases in FinFET devices due to the reduced
heat conduction to the substrate and is expected to worsen using high mobility
channels [28]. Increased channel temperature not only results in reduced
performance due to mobility loss, but also accelerates critical degradation
mechanisms like BTI.
CMOS scaling poses two main reliability challenges for VLSI. First, from
the technological point of view, accurate knowledge and physical insight into
degradation mechanisms is a crucial competitive advantage for semiconductor
foundries, especially when introducing novel materials. Since the technology
development cycle needs to occur in just a couple of years, a quick decision
has to be made regarding the potential of new materials. As major efforts
are already needed to yield any new scaled technology from a patterning and
integration point of view, fast but thorough upfront characterization of novel
materials is imperative to reduce cycle time.
Secondly, as degradation mechanisms are an inevitable reality of real-world
CMOS devices they introduces a significant design challenge. The corresponding
reliability issues are mainly mitigated by guard-banding imposed by the
foundry. This translates into operating below a maximum supply voltage and
temperature combined with designers accommodating for worst-case degradation.
Nonetheless, fabless and fablite semiconductor companies can hugely benefit
from reliability understanding, which helps cutting into excessive design margins
(Fig. 1.6).
1.2.2 Workload dependence
Workload dependence of many degradation mechanisms can result in unknown
degradation due to unknown actual workloads a circuit will exhibit during
its lifetime. An example shown in Fig. 1.7 is the HCI and BTI degradation
in the input/output signals of an inverter in a Ring Oscillator (RO) circuit.
The transistors in a digital logic gate experience both BTI and HCI stress and
relaxation, dependent on the switching activity of the gate. PBTI and NBTI
alternates such that relaxation is inherent to digital gates. Even in this case
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Figure 1.6: Impact of non-idealities (quantified in Vdd terms) on SRAM design
margins under different CMOS technologies. Replotted from [85]
for a known deterministic workload, accurately calculating the degradation
for digital circuits is a non-trivial exercise due to the contribution of multiple
degradation mechanisms.
In reality devices in circuits may see a wide variety of biases with associated
aging mechanisms as illustrated in Fig. 1.8. In these generalized waveforms,
interactions between the various mechanisms also become important. Moreover,
one of the more challenging modeling complications from these interactions are
the recovery effects. For instance, BTI recovery is known to be sensitive to
temperature, with more recovery occurring at high temperature. This challenge
becomes difficult when self-heating effects are considered which can occur in
FinFET devices [125].
Already performing a reliability assessment for BTI taking into account the
workload dependence can drastically reduce previously established worst-case
margins. Figure 1.9 plots the normalized degradation for NBTI, at nominal
operating conditions, considering DC (blue) and AC stress (red). The AC
stress represents an 8 hours ‘on-time’ over a period of 24 hours. This is still
a worst-case assumption for e.g. a circuit in a product operated 8 hours a
day. Nonetheless, using this assumption, the AC stressed device has a 10 times
longer lifetime. It is evident that taking into account the true workload, i.e.
fast switching of the internal digital circuits nodes, will reduce the reliability
margins even further.
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Figure 1.7: HCI and NBTI degradation in the input/output signals of an
inverter. HCI occurs only during the dynamic switching region when gate and
drain voltages are high, and a current flows through the device. BTI occurs
during the static regions when no current is flowing through the device. The
relative contribution of BTI and HCI to the digital gate will depend on the
frequency and duty cycle of the input signal. Notice also the voltage peaks in
the gate and drain bias right before a transition due to the capacitive coupling
of gate and drain, which results in increased BTI degradation for high frequency
circuits.
1.2.3 Time-dependent variability
Integrating today’s huge amount of transistors in a single product poses a
severe limitation on the amount of variability tolerated between individual
transistors. Suppression and handling of transistor parameter variability has
therefore been proposed as one of the most significant design challenges for
current technology development. Process variation has always been a critical
aspect of semiconductor fabrication where improvements are possible through
innovations such as new transistor architectures and continual improvement
in dielectrics and gate materials. Consequently, sufficient guard bands are put
in place to cope with time-zero variability and average degradation trends.
However, as technologies scale, tighter design margins put more limitations on
the circuit design.
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Figure 1.8: Devices in circuits may see a wide variety of biases where the
interaction between the various mechanisms also become important. Replotted
from [133].
Figure 1.9: Plot of the normalized degradation for NBTI at nominal operating
conditions, considering DC (blue) and AC stress (red). The AC stress represents
an 8 hours on time over a period of 24 hours.
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On top of the already established time-zero variability, is the additional stochastic
parametric shift of devices related to degradation mechanisms. This time-
dependent variability leads to biasing and further widening of the time-zero
performance distributions under circuit operating conditions. Large devices
employed in the past behaved identically during BTI stress and relaxation times
due to the large amount of stochastically distributed defects in the device. As
a result, a few devices were usually sufficient to project a lifetime of all the
devices for a given stress situation. However, as device dimensions shrink to
deca-nanometer range the amount of defects per device decreases [92, 64].
Consequently, the spread in projected lifetime intensively increases, as illustrated
in Fig. 1.10. This increase in time-dependent variability due to defect related
degradation mechanisms could stop device shrinking as the overhead becomes
too pessimistic and hence too large leaving no margin left for operation (Fig.
1.6). Also traditional statistical average modeling is not suitable as it does
not guarantee all functional devices. Figure 1.11 shows the distribution of the
gate voltage overdrive |VG − VTH | corresponding to a 30mV ∆VTH at 10 years
lifetime. Although the median shift is observed to be independent of gate area,
a significant fraction of deeply scaled devices exceeds failure criteria at lower
overdrives. An average bases assessment will thus not guarantee all devices are
working after degradation. Likewise, guaranteeing all working devices by using
a worst case guard band will be too stringent on circuit design.
Furthermore, in order to estimate the full device and circuit parameter
distributions at the end lifetime, these time-dependent statistics need to be
combined with already established time-zero statistics. Moreover, as will be
discussed in Chapter 3, defect-centric BTI degradation statistics predict larger
VTH shift at higher percentiles than the traditional used Normal statistics.
Finally, there is a strong need from industry for accurate models to predict
circuit aging which will enable to continue Moore’s law of scaling by reducing
design margins.
1.3 Objective
The objective of the work presented in this Thesis is to provide a characterization
and simulation methodology for time- and workload-dependent variability in
advanced CMOS technologies. The main focus is on BTI, as it has been the
top-most important reliability concern for scaled CMOS technologies, of the
concernment of this work. Accurately assessing the implications of BTI induced
time-dependent threshold voltage (∆VTH) distributions on the performance and
yield estimation of digital circuits relies on a combined methodology comprising,
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Figure 1.10: The random properties of many defects in large devices average
out, resulting in a well-defined lifetime, while the stochastic nature of a handful
of defects in deeply scaled devices becomes apparent, resulting in large variation
in the lifetime [64].
Figure 1.11: For different device areas it is observed that the median total
∆VTH is independent of area. A significant fraction of deeply scaled devices,
however, exceeds failure criteria at lower overdrives. Replotted from [160]
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(I) thorough statistical characterization, (II) relevant modeling methodologies
and (III) appropriate compact models and simulation tools.
1.4 Key contributions of this thesis
This section summarizes the contributions of this Thesis to the State-of-the-Art
referencing the authored works.
Stochastic BTI modeling
A generalized compound Poisson-Exponential distribution is derived to fully
describe both (unimodal) NBTI and (bimodal) PBTI distributions with
great accuracy in the extreme tail regions [168]. Consequently, the multi-
model compound Poisson-Exponential distribution excellently describes the
experimentally observed PBTI distribution, while the previous unimodal
distribution fails to properly describe the curvature of the tail.
Using the memoryless properties of Poisson statistics, it is shown that the relaxed
fraction ∆VTH,relax also obeys defect-centric statistics and is independent from
the final ∆VTH . The observed opposite ∆VTH shift tail in BTI measurement
data is shown to be originating from RTN. Relevant information about the
RTN distribution, such as the average number of defects and the defect impact,
can be obtained, previously neglected.
Characterization of BTI time-dependent variability
Novel measurement techniques and guidelines are introduced for characterizing
time-dependent variability on large scale addressable transistor arrays [168, 171,
169]. It is shown that nFET and pFET time-dependent variability, in addition
to standard time-zero variability, can be fully characterized and projected
using a series of measurements on a large test element group (TEG). Analysis
of the measured NBTI and PBTI distributions resulted in the derivation of
the Bimodal compound Exponential-Poisson distribution. Moreover, it is
shown that the relaxed fraction ∆VTH,relax also obeys Exponential-Poisson
statistics, independent from the final ∆VTH , which is important for describing
the workload-dependent behavior. Dedicated test structures for SRAM time-
dependent variability study are introduced where optimal bit-cell stability
measurements are acquired using analog switches to access the internal cell
nodes.
Time efficient and accurate simulation of time-dependent BTI
variability
In order to cover the wide range of circuit analyses and BTI workload-dependent
degradation[173], a novel Verilog-A based wrapper is introduced. This compact
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model allows to incorporate all BTI related electrostatics and kinetics in standard
EDA-tools as a ‘black box’ without any custom simulation flow. In can therefore
be used in either a manual configuration for academic purposes or be integrated
as is into standard EDA-tools or industry standard simulation flows.
A Numerical Non-Monte-Carlo methodology capable or reproducing circuit
output distributions at very high quantiles is presented where arbitrary input
distributions can be handled [170]. Although the methodology can lend itself
to solve most integration problems with low to medium dimensionality, it was
specifically developed for SRAM yield assessment.
Implications of BTI induced time-dependent statistics on yield
estimation of digital circuits and SRAM memory
We show that using Normally distributed BTI ∆VTH , imposed by the SotA
design approaches, in contrast to the Exponential Poisson distribution, can
significantly overestimate the yield and performance after degradation for both
memory and logic applications [174, 173, 172]. Incorporating the appropriate
statistics is crucial for accurately predicting the necessary guard bands. This
will be one of the main future design challenges for handling time-dependent
variability.
1.5 Structure
The structure of the Thesis is shown in Fig. 1.12. Three main topics,
necessary for a combined time-dependent reliability assessment, are addressed:
the characterization, statistical modeling and compact modeling and circuit
simulation.
In Chapter 2 the different sources of variability, impacting transistor
characteristics, and the most important degradation mechanisms for CMOS
technologies are introduced as background information. In Chapter 3 we
handle the statistical component of BTI reliability, described from a defect-
centric point of view. In Chapter 4 we show that time-dependent variability,
in addition to the standard time-zero variability, can be fully characterized
and projected using a series of measurements on a large test element group
(TEG). These measurements allowed to derive the statistical models presented
in Chapter 3. The following Chapter 5 is devoted to the understanding of
the challenges accompanying defect-centric based methodologies for workload-
dependent circuit simulation. It also introduces a reliability compact model for
workload-dependent circuit simulation. In Chapter 6 we present a novel non-
Monte-Carlo numerical simulation methodology capable of evaluating circuit
performance under workload-dependent BTI degradation. In Chapter 7, the
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Figure 1.12: Structure of the thesis and overview of the Chapters.
implications of BTI induced time-dependent statistics on yield estimation of
digital circuits and SRAM are highlighted. Finally, the general conclusions of
this work are summarized in Chapter 8.

Chapter 2
Reliability and variability in
VLSI
This chapter will first discuss the different sources of variability impacting
transistor characteristics in section 2.1. Then section 2.2 will handle the most
important degradation mechanisms such as Stress Induced Leakage Current
(SILC), Time Dependent Dielectric Breakdown (TDDB), Hot Carrier Injection
(HCI) and Bias Temperature Instability (BTI). The main focus is on BTI,
as it has been the top-most important reliability concern for scaled CMOS
technologies. Section 2.3 will discuss the paradigm shift in understanding BTI
from Reaction Diffusion (RD) to switching oxide defects. Finally, section 2.4 is
devoted to the defect-centric point of view for BTI, discussing both the temporal
and electrostatic nature of the switching defects.
2.1 Variability in VLSI
In the semiconductor industry, variability has become one of the main design
challenges since it is directly linked to the design and manufacturing, and
determines to some extent the final cost of an Integrated Circuit (IC). A
distinction can be made between functional yield, which determines the fraction
of proper working ICs and parametric yield, which determines the performance
variability in terms of speed, power and energy. Inherently, this performance
variability on the system and circuit level is largely due to process variation
introduced during manufacturing [118]. There are other variation sources, like
environmental variation (variation in temperature, power supply or loads) but
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Figure 2.1: Frequency and power variation for a 7-stage ring oscillator simulated
in a 28nm technology under process variations.
these are beyond the scope of this work. Process variations can be further
divided into back-end variation dealing with wire resistance and capacitance
variations, and front-end variations which concerns the actual transistor device.
Handling transistor parameter variability has already become one of the most
significant design challenges for current State-of-the-Art (SotA) VLSI design.
Insufficient design for variation can cause product delays, yield loss and field
returns. As an example, shown in Fig. 2.1, are the frequency and power
variations for a 7-stage ring oscillator simulated in a 28nm technology under
process variations. It is evident that CMOS logic circuits targeting specifications
on power and/or speed need to account for variability in order to meet desired
yields.
2.1.1 Types of variability
Variability sources can be classified into different categories [21] based on spatial
and temporal variations as illustrated in Fig.2.2. A first distinction can be
made between interdie (global) and intradie (local) components, where lot-to-
lot, wafer-to-wafer and die-to-die variations can be grouped under the interdie
component while the intradie component consists of within-die variations [56]
which determine the differences between devices within a product. From a
design point of view, however, typically a distinction is also made between
systematic variability and random variability, since the far most can be dealt
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Figure 2.2: Spatial and temporal variation scales. Replotted from [21]
with as a deterministic component to each device.
Global variability is the variability encountered from die-to-die and wafer-to-
wafer. Die-to-die variability means that a manufactured chip (die) will be
different than another, even if it comes from the same wafer. Wafer-to-wafer
variability arises from the fact that during production from wafer to wafer slight
variations on the process conditions occur. Die-to-die variations are usually due
to the geometry of the wafer being circular. Various process techniques, like
chemical mechanical polishing (CMP) and etching will have a different result
for dies that lie on the edge of the wafer than for center dies [56]. Local, or
random variability is the variability between devices on the same die. Even
neighboring devices, identically designed will behave differently due to the
inherent randomness and discreteness of nature. Random Dopant Fluctuations
(RDF), Line Edge Roughness (LER) and Metal Grain Granularity (MGG) are
some of the most prominent sources of random variability [1, 13].
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Figure 2.3: LER data for advanced lithography processes by various labs
(symbols) and required levels by Semiconductor Industry Association (SIA)
roadmap (dashedline). LER observed in sub-100nm e-beam generated lines is
shown in the inset. Replotted from [12]
2.1.2 Line Edge Roughness
Line Edge Roughness (LER) is a form of intrinsic random variability induced
by both the sub-wavelength lithography and etching process resulting in non-
uniform structures as shown in Fig. 2.3. Since LER result in roughness and
thickness variation of patterned structure it subsequently results in in stochastic
variation of device dimensions such as gate length and width. This further
results in both an increase of the leakage current as well as a variation of the
VTH [12].
2.1.3 Random Dopant Fluctuations
Random Dopant Fluctuation (RDF) [98] arises as a consequence of the ever
decreasing transistor dimensions, where the average number of dopant atoms
decreases to only a handful per device. Shown in Fig. 2.4 is the decreasing
average number of dopant atoms as a function of technology. Consequently, the
randomness in position and number of the dopants results in a variability of
many important device parameters like VTH , subthreshold slope SS, cut-off
frequency ft and gate capacitance Cg to name a few. Even more so, RDF has
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been shown to be the major contributor to VTH variability, as shown in [104].
The impact of RDF on the VTH depends on fundamental process parameters like,
oxide thickness and the total dopant concentration. An analytical expression
for planar devices [151, 115] is typically given as
σVTH ≈ 4
√
4q3SiφB
TOX
OX
4
√
Ntot√
LeffWeff
(2.1)
showing a linear dependence on the oxide thickness TOX , and an inverse square-
root dependence on the effective length (Leff ) and width (Weff ) of the device.
For planar devices a fourth-root dependence is found on the total doping
concentration Ntot. However, this analytical model only takes into account
the fluctuation of the total number of dopants in the channel depletion region
but does not include the effects associated with the random position of the
individual dopants. The atomistic simulations, for channel length below 100nm
and Ntot > 1018cm−3, of [12] results in the empirical relationship of
σVTH = 3.18× 10−8
TOXN
0.4
tot√
LeffWeff
, (2.2)
showing an increased sensitivity of the VTH to high channel doping for scaled
technologies. This would inevitably lead to the end of scaling for planar
devices as the high doping concentrations, needed to boost performance, caused
increased RDF associated variability.
For FinFET devices a square root dependence is found on the total doping
concentration [105] and the resulting standard deviation in threshold voltage is
given by
σVTH ≈ q
√
WSi
Tox
ox
( √
Ntot√
LeffWeff
)
. (2.3)
Although the sensitivity of FinFET to RDF is shown to be higher, the channel
doping concentration is orders of magnitude lower compared to scaled planar
devices, resulting in reduced variability.
2.1.4 Metal grain granularity
Metal grain granularity and also polysilicon grain boundaries create variability
on the gate workfunction (WF) when these materials are used as respectively
metal and polysilicon gates [37] (see Fig. 2.5). Poly-silicon grain boundaries at
the Si/gate-oxide interface have a high density of defect states causing Fermi-
level pinning [26]. Consequently, the induced channel potential fluctuations
22 RELIABILITY AND VARIABILITY IN VLSI
Figure 2.4: Average number of dopant atoms reduces per technology node,
resulting in increased prominence of RDD as a significant variation source.
Replotted from [105]
result into VTH and current variations. Metal gate grains originate due to the
polycrystalline nature of the metal. Depending on the process conditions, the
metal morphology can be amorphous or polycrystalline, with grain sizes of 5 to
50 nm and varying orientation [166].These grains have a different work function
depending on their orientation which results in the work Function variations of
the metal gate and as a result of the local VTH [25].
2.1.5 Systematic variability
Systematic variability on the other hand is somewhat a hidden form of variability
which arises from the layout variations between devices. The proximity of certain
lithographic structures near the device can influence both the lithography and
etching. With proper knowledge of the layout this type of variability however
can be accounted for in the early stages of the design. Systematic variability
can also be suppressed by more stringent layout design rules, symmetric layout
and the use of dummy structures.
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Figure 2.5: (a) The topography, (b) the WF and (c) the Electron Back Scattered
Diffraction (EBSD) mappings performed over the same polished Cu area,
identifying different grains. Replotted from [51].
2.2 Degradation mechanisms
The main degradation mechanisms affecting MOSFET transistors are mainly
attributed to defect creation and charge trapping inside of the transistor gate
oxide. This in turn will affect the insulation properties of the oxide as well as
the channel control of the gate.
We can make a general separation between mechanisms mainly impacting gate
leakage current, like Stress Induced Leakage (SILC) and Time Dependent
Dielectric Breakdown (TDDB), and mechanisms mainly impacting the channel
current like Bias Temperature Instability (BTI), Random Telegraph Noise (RTN)
and Hot Carrier Injection (HCI). The reason for this separation is because it
allows to assess the direct impact of these mechanism on digital logic circuits
as illustrated in Fig. 2.6. Gate current modulation will have an impact on the
circuit’s leakage current resulting in an increase of static power. Channel current
modulation will have a direct impact on the drive strength of the transistor
and therefore decrease the overall performance with increased failure rates, and
generally a decrease in dynamic power.
2.2.1 Stress Induced Leakage
As seen above, gate oxides are not perfect insulators and gate leakage is
something that is inevitable in CMOS technology. The decreasing gate oxide
thickness, accompanied by transistor scaling, will eventually lead to unacceptable
gate leakage as shown in Fig. 2.7. This ushered in the age of high-k (HK) gate
dielectrics, which provided a thicker oxide for the same channel control (which
on the other hand introduced additional reliability issues, to be discussed in
section 2.2.3).
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(a) (b)
Figure 2.6: Compact model representation degradation mechanisms causing of
(a) increased gate current and (b) reduced drain current.
Gate leakage is the result of, on the one hand, direct tunneling as shown in Fig.
2.9 and, on the other hand, indirect tunneling of carriers between the channel
and gate of the device due to Trap Assisted Tunneling (TAT) illustrated in
Fig. 2.10. Tunneling is increased when intermediate energy levels are provided
in the oxide, acting like stepping stones for the carriers [6]. Stress Induced
Leakage Current (SILC) is the phenomenon of increased gate leakage due to
the formation of gate oxide defects as the result of prolonged electric field as
illustrated in Fig. 2.8. It is very closely related to and precedes TDDB as
discussed in the previous subsection.
The trap-assisted tunneling process of an electron from the bulk of the device to
the gate via a trap in the gate oxide is governed by a two-step process. Electrons
are emitted from the bulk into defect states in the oxide, relax to the energy
level of the trap by emitting one or more phonons and then emit to the gate.
The process is thus inelastic since the electron energy is not conserved during
the tunneling process (see Fig. 2.10). The single trap assisted tunneling current
density J can be modeled as the sum of capture or emission rates (Rc and Re)
of each trap multiplied by the trap cross section ∆xi ,
J = q
∑
i
Ri∆xi. (2.4)
where Ri = Rc = Re in the stationary case and the energetic position of the
trap, ET, with respect to the conduction band edge determines the trap cross
section as
∆xi =
~√
2mdielET
(4pi
3
)1/3 (2.5)
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Figure 2.7: Measured and simulated gate leakage as function of the applied gate
voltage for different SiO2 oxide thicknesses. For an oxide thickness below 2nm,
gate leakage starts to dominate over the device off current Ioff and eventually
even the on current Ion. Replotted from [156]
Figure 2.8: Stress Induced Leakage (SILC) precedes TDDB where a steady
increase of gate leakage is observed for increased stress time. The gate leakage
originates from the direct and indirect tunneling or carriers through the oxide
facilitated by oxide defects.
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(a) (b)
Figure 2.9: Energy band diagrams showing direct and Fowler-Nordheim
tunneling mechanisms in a MOS structure. (a) at direct tunneling conditions
the electron tunnels through the whole SiO2 trapezoidal energy barrier. (b) At
Fowler-Nordheim conditions, the electron tunnels through the triangular barrier
to the conduction band of the insulator.
where mdiel is the mass of the electron inside the dielectric [121]. Multi-TAT
can be modeled in the same way, where equivalent capture and emission rates
are calculated for the multi-trap leakage path [75, 81]. For the same oxide
thickness, Multi-TAT leakage current is always higher than the single-TAT
current, as shown in Fig. 2.11. Once multi-TAT sets in a percolation path will
soon be formed which leads to soft breakdown [30, 39].
The amount of defects generated in a deeply scaled device is smaller thus
resulting in fewer contributions to the gate leakage. However because scaled
devices have thinner oxides these contributions are larger such that SILC can
manifest itself as step-wise or discrete steps in the gate leakage current, as
shown in Fig. 2.12.
2.2.2 Time-dependent dielectric breakdown
Time dependent dielectric breakdown (TDDB) is the sudden loss of insulating
properties of the gate oxide due to prolonged exposure to the electric field [38].
The breakdown occurs due to the formation of current percolating paths in
the gate oxide that form a conductive path between the substrate and gate,
depicted in Fig. 2.13.
TDDB poses a serious reliability issue due to the continuous downscaling of
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(a) (b)
Figure 2.10: Indirect tunneling by the TAT mechanism (a) A single trap
conduction path due to trap assisted tunneling with energy loss. A trap near
the middle of gate oxide results in the highest leakage current.(b) A two trap
conduction path results in a dramatic increase in gate leakage, called a micro-
or pre-breakdown. [30, 39].
Figure 2.11: SILC simulations for a set of MOS devices at 1 V gate bias. The
oxide was assumed to have a constant trap concentration. The multi-TAT
current is always larger than the single-TAT current. (Replotted from [44] )
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Figure 2.12: The change of SILC appearance from a large device to a scaled
device. In deeply scaled devices, SILC can manifest itself as step-wise or discreet
steps in the gate leakage current, not to be confused with breakdown. Replotted
from [86]
the gate oxide thickness, which was the first features of the transistor to reach
nanometer sizes. In general TDDB is categorized into two groups: extrinsic
and intrinsic TDDB. Extrinsic TDDB involves early breakdown due to weak
spots in the oxide as a result of poor processing, which will not be discussed
here. Intrinsic TDDB however, involves an initially more or less defect-free
oxide which undergoes breakdown due to an electrically induced generation of
oxide defects.
The mechanism that leads to TDDB is understood as follows. In the first phase
when an electrical field is applied to the gate oxide, charge injection into the
gate oxide causes a increased population of trap-assisted leakage paths (Stress
Induced Leakage Current, SILC) resulting in a steady increase of gate leakage
current. In the second phase called soft breakdown, these randomly generated
traps form a leakage percolation path causing a more irregular increase in
the gate leakage current. A ‘wear-out’ phase commences where the localized
current through the conduction path causes a thermal runaway which inevitably
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Figure 2.13: Time Dependent Dielectric Breakdown (TDDB) is caused by the
formation of a current percolation path between gate and substrate. In the
initial stage, defects are created in the oxide. A wear-out phase causes more
defects to be created and form a percolation path. Finally when a large enough
local concentration of defects is reached a short is created causing the breakdown
of the oxide.
leads to hard breakdown when the oxide locally melts and the device is broken.
Figure 2.14 shows a typical TDDB current transient monitored under a constant
voltage stress (CVS). Figure 2.15 shows how the gate leakage, as function of
the gate bias, changes during the various phases.
In the soft breakdown phase of the oxide failure the device is still functional [53],
however multiple soft breakdowns can result to unacceptable levels of leakage
current. Hard breakdown, eventually will cause a complete failure of the device
as a short circuit between gate and bulk is created.
The time to soft breakdown is a statistically distributed parameter governed by
a Weibull distribution described as
F (t) = 1− e−( tη )β (2.6)
where F (t) is the CDF of the Weibull distribution, t is the time to soft breakdown
and η is the location parameter and β is the shape parameters. Fig.2.7 shows
the breakdown time plotted as
ln (− ln (1− F )) = β (ln (t)− ln (η)) , (2.7)
which follows from Eq. 2.6.
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Figure 2.14: Constant voltage stress measurement for TDDB assessment. The
device is biased at a constant voltage stress while the gate current is monitored.
The increase in gate current is initially characterized by stress induced leakage
paths (SILC). As the first soft breakdown occurs a wear-out phase sets in until
the device is broken by hard breakdown. Replotted from [142].
The statistical distribution of the soft breakdown is linked to the number of
traps in the percolation path. In thinner oxides, lower number of traps are
necessary to form a percolation path between gate and substrate. Consequently,
as shown in Fig. 2.17 the slope of the Weibull distribution decreases which
gives a wider distribution of breakdown times.
The average time-to-breakdown (tBD) is also dependent on the area of the
device. A larger area device has a higher probability of creating a percolation
path somewhere than a small area device. Consequently the time to breakdown
scales inversely with device area which can be used to rescale the distribution as
ln (− ln (1− F1)) = ln
(
A1
A2
)
+ ln (− ln (1− F2)) (2.8)
Data measured on devices of different area can thus be rescaled to a single
distribution. Figure 2.18 shows how measurement data can be converted
to a time-to-breakdown of realistic devices at operating conditions by using
temperature acceleration, scaling to effective area, and calculation of 0.01 %
failures. Several laws have been introduced in the literature to model the bias
dependence of TDDB including exponential and power-law dependencies on
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Figure 2.15: Phases of gate oxide breakdown. The fresh device (1) has a typical
exponential gate leakage behavior as function of gate bias. After some stress
(2) additional gate oxide defects facilitate gate leakage, this is SILC. After
prolonged gate bias stress, defect form a percolation patch (3) which after a
wear-out phase (4) transform in a high conductive path and results in oxide
breakdown (5). Replotted from [86]
Figure 2.16: The time to soft breakdown is a statically distributed parameter
plotted here on a Weibull plot. The parameters η and β determine respectively
the slope and offset of the distribution (See also Eq. 2.7). Replotted from [86].
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Figure 2.17: The change in Weibull slope parameter β as function of the gate
oxide thickness. Replotted from [86].
Figure 2.18: Illustration of the projection of the maximum operating voltage
by temperature acceleration, scaling to effective area, and calculation of 0.01%
failures. (Replotted from [41])
1/Eox, Eox and VG. For ultra-thin oxides, relevant for future scaled technologies,
a power-law of VG is typically used [40].
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Figure 2.19: Bias temperature instability (BTI) is the charging of oxide defect
causing a threshold voltage shift and mobility degradation.
2.2.3 Bias temperature instability
Bias Temperature Instability (BTI) manifests itself as the increase of the
transistor threshold voltage VTH and consequent decrease in channel current
and transconductance of the device. The effect is accelerated by increased gate
bias and temperature. Partial relaxation is observed when the stress is removed.
BTI can be understood as the charging and discharging of individual gate oxide
defects, as shown in Fig. 2.19. BTI was already observed in the early 1960
[17] for PMOS devices and was given the name Negative Bias Temperature
Instability (NBTI), since the VTH increased towards the negative side when
a negative bias (−VGS) was applied. The reason it was mainly observed in
PMOS devices was due to hole states in SiO2 close to or at the interface. NBTI
however remained relatively insignificant until the introduction of nitrogen to
the gate dielectric combined with the increased gate oxide fields introduced
by oxide scaling with limited supply voltage reduction. Furthermore, with the
introduction of high-k dielectrics, Positive Bias Temperature Instability (PBTI)
was being observed in NMOS devices due to additional electron states present
in the high-k. Moreover, high-k oxide gate stacks introduced the concept of
heterogeneous gate stacks, adding additional interfaces were defects can occur.
The VTH degradation is clearly visible when measuring the IV characteristics
before and after gate bias stress as shown Fig. 2.20. Moreover the
transconductance of the device after NBTI is also reduced indicating a reduction
of the channel mobility by interface trap creation. Analyzing the dependence
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(a) (b)
Figure 2.20: (a) ID-VG characteristics of a pMOSFET in the linear regime
(VD = 50 mV ) before and after NBTI stress (b) The transconductance of the
same device before and after NBTI degradation. The shift of the max gm peak
corresponds to the VTH while a decrease in the peak transconductance is also
visible.
between the ∆VTH and the amount of stress time has been shown that it follows
an approximated power-law as
∆VTH = Atnstress (2.9)
with A being a stress voltage dependent pre-factor, and n the power-law exponent
typically in the range of 0.1 to 0.25 [78], see Fig. 2.21. It is customary to
study the gate voltage dependence of the degradation on devices of the same
oxide thickness which reveals the degradation is also approximately power-law
dependent on the gate oxide field as:
∆VTH ∝ EγOX ≈
(
VOV
tinv
)γ
, (2.10)
where EOX is the oxide electric field which can be expressed as the gate overdrive
voltage VOV = |VG − VTH | over the inversion equivalent oxide thickness tinv
and γ is the voltage power-law exponent typically in the order of 2.5-3 for NBTI.
(See Fig. 2.22). Moreover, studying BTI on devices of different oxide thickness
reveals the degradation is dependent on the oxide electric field and not on the
absolute gate voltage values [161]. The temperature dependency follows the
Arrhenius law
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∆VTH ∝ e
−EA
kBT (2.11)
where kB the Boltzmann constant, T the absolute temperature during stress
and EA is the activation energy typically in the range of 60-80 mV [78].
Combining the above equations provides an empirical model to describe the
phenomenological observations
∆VTH = A
(
VG − VTH
TINV
)γ
tnstresse
−EA
kBT (2.12)
Using the formula of Eq. 5.1, data from measurements performed at accelerated
conditions, i.e. high gate bias and elevated temperature, can be extrapolated to
realistic circuit operating conditions. A typical lifetime estimation is performed
by fixing a maximum allowed VTH,crit shift, e.g. 50 mV, and calculating the
amount of overdrive voltage that can be applied for a lifetime, tlifetime of e.g.
10 years. Rearranging Eq. 5.1 provides an analytical way to calculate the
maximum overdrive voltage at fixed temperature as:
VOV,max ≈
 ∆VTH,crit
Atnlifetimee
−EA
kBT
 1γ (2.13)
where VOV,max is the maximum allowed gate overdrive voltage. A graphical way
of computing the maximum gate overdrive voltage is illustrated in Fig. 2.23.
Figure 2.24 shows the maximum allowed overdrive voltage for a 50 mV criteria
at an operating lifetime of 10 years. A clear decrease in maximum operating
voltage is evident for thinner oxides due to the increased gate oxide field for
equivalent gate voltages. However the maximum allowed overdrive voltage
cannot drop indefinitely due to performance constraints, therefore limiting the
minimum gate oxide thickness.
Generally there are two types of trapped charges in a gate oxide, bulk oxide
trapped charge denoted as Qot and interface trapped charge denoted as Qit,
both expressed in Coulomb per surface area. Alternatively the trap density
Not = Qot/q and Nit = Qit/q can also frequently used. The interface state
density Nit = Qit/q can be compared to the effective trap density calculated
from the measured VTH shift as
Neff = Nit +Not =
∆VTHCox
q
(2.14)
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(a) (b)
Figure 2.21: (a) ∆VTH data extracted from NBTI stress measurements
performed on a 40nm technology PMOS device for different stress times and
gate stress voltages. A simple power-law model can be used to fit the bias
dependence. (b) The time exponent n is almost independent on the stress bias.
(a) (b)
Figure 2.22: (a) ∆VTH data extracted from NBTI stress measurements
performed on a 40nm technology PMOS device for different stress times and
gate stress voltages. A simple power-law model can be used to fit the bias
dependence (b) The field exponent γ is typically independent of the stress time.
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Figure 2.23: Maximum overdrive voltage estimation by extrapolating the lifetime
at 50 mV NBTI shift to 10 years using a power-law model (Eq. 2.13).
Figure 2.24: Maximum allowed overdrive voltage |VG−VTH | for a 50 mV criteria
at an operating lifetime of 10 years. Replotted from [35]
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Figure 2.25: A typical set of low (CLF ) to high (CHF ) frequency CV curves
recorded with increasing accumulated stress time. Replotted from [83].
to determine the amount of Not. It has been shown that Nit only contributes
partly to NBTI [9] (see Fig. 2.27).
Interface trapped charge is usually due to unsaturated, i.e. dangling bonds
at the interface creating electronic states where carriers can get trapped. Qit
is close at the channel interface such that it impacts not only the VTH but
also results in decreased transconductance due to Coulomb scattering as shown
in Fig.2.20. Qot on the other hand, being further away from the channel has
generally reduced impact on the VTH as compared to Qit an does not impact
the transconductance.
Qit is well visible when performing both low frequency (LF) to high frequency
(HF) CV measurements on the device as shown in Fig. 2.25. The charging
of the electronic states depends on the position of the Fermi level dependent
on the applied gate voltage. Therefore depending on the applied gate voltage
a different amount of charge is present at the interface causing a stretch-out
of the CV characteristics. The charging and discharging of Qot typically has
larger time constants then Qit such that it cannot follow the changing gate
voltage during a CV measurement, resulting only in a parallel shift of the device
characteristics. A more quantitative and elegant technique to directly measure
the interface state density is ‘charge-pumping [71]. Here the interface states
are charged an discharged by applying a gate voltage that is pulsed between
accumulation and inversion conditions while the charge pumping current is
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Figure 2.26: Charge pumping current measured on (10x1) µm2 HfSiON based
pMOSFET before stress, after stress and after recovery at 125 C. Replotted
from [9].
Figure 2.27: Neff , Nit and Not shifts as function of time, stressed at VG=-1.75V,
in log-log scales. Replotted from [9].
measured at the substrate (see Fig.2.26 ). The generation of Qit has been shown
to follow a power-law with a time exponent ranging from 0.1 - 0.25 as illustrated
in Fig. 2.27 [9, 78]].
Contrary to other degradation mechanisms, BTI exhibits a distinct relaxation
behavior, i.e. the ∆VTH will partially reduce again once the stress is removed.
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Figure 2.28: A set of long relaxation trends measured after stress phases of
increased duration.
Shown in Fig. 4.4 are typical relaxation trends observed for NBTI where
the relaxation takes places over more than 7 decades. This, in itself, poses
a severe issue in properly measuring the correct BTI degradation, as any
time delay between removing the stress and characterization will result in an
underestimation of the true shift. The wide variety of observed power-law
time slopes (0.1-0.25) found in literature is at least partially explained by the
difference in characterization techniques. Consequently when comparing BTI on
different devices, one must make sure to use the same characterization technique
in order to make viable conclusions.
2.2.4 Hot carrier injection
The manifestation of Hot Carrier Injection (HCI) is almost identical to that of
BTI: increased threshold voltage, reduced carrier mobility and drain current due
to charge trapping in the oxide and interface trap generation. The mechanism
of HCI is, however, completely different. Hot carriers in general are carriers
that have obtained high kinetic energy due to their acceleration in the electric
field. In MOSFETs channel carriers can become hot when a high lateral field is
applied to the device, i.e. at high drain source bias. These high energy carriers
can inject into, normally forbidden regions like the gate oxide, or often create
high energy electrons and holes due to impact ionization leading to a substrate
current. As a result charges accumulate in the gate oxide, typically near the
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Figure 2.29: Characteristics of an n-MOSFET before and after stress. Replotted
from [120].
drain region. Carriers that are injected but not trapped at the oxide contribute
to the gate current while the rest of the carriers contribute to the substrate
current.
It is also important to note that, since hot carriers are mainly generated by the
lateral electric field in the channel, the degradation is localized near the drain
side wear the field peaks. As a consequence it causes an asymmetric shift in
the transistor ID − VG characteristic depending on the direction of the current
flow in the channel as shown in Fig. 2.29.
HCI is the contribution of four hot carrier generating modes depicted in Fig.
2.30:
• Channel Hot Carriers (CHC): carriers are heated up due to the acceleration
in the high lateral field. Without losing energy due to collisions underway
these carriers gain sufficient energy to overcome the Si-SiO2 barrier and
get injected into the oxide.
• Drain Avalanche Hot Carriers (DAHC): at the drain side carriers gain sufficient
energy to create electron-hole pairs due to impact ionization. This process
is called avalanche multiplication since the produced electron-hole pairs
can in turn further generate electron-hole pairs. In this type of degradation
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Figure 2.30: Hot Carrier Injection (HCI) is caused by carriers having obtained
high kinetic energy due to their acceleration in an electric field. As a result
these high energy carriers can inject into the gate oxide, or create high energy
electron and holes due to scattering which in turn can also be injected into
the oxide. The accumulated charge in the oxide causes threshold voltage shift,
mobility degradation and subthreshold slope degradation.
both holes and electrons can get injected into the oxide. It typically occurs
for drain biases higher than the gate bias, i.e. |VDS | > |VGS | > |VTH |.
• Secondary Generated Hot Carriers (SGHC): these are the secondary minority
carriers originating from secondary impact ionization of the substrate
current.
• Substrate Hot Carriers (SHC): are carriers which are injected from an external
p-n junction adjacent to the device channel. When a large body bias is
applied, independently of the drain bias, carriers can gain sufficient energy
from the high field in the surface depletion region and get injected into
the gate oxide.
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The probability of a channel carrier to get accelerated in an electric field E to
an energy φ is given by an exponential distribution with PDF
f(φ) = e−
φ
qλE (2.15)
where λ is the mean free path of the carriers [10]. A high electric field and
long mean free paths result in a high probability of creating carriers with high
energy. Contrary to BTI, increased temperature for HCI generally causes a
decrease in degradation due to the reduction of the mean free path as a result
of increased channel lattice vibrations. This is however not always the case for
deeply scaled technologies where electron-phonon interactions can also increase
the carrier energy. Carriers having sufficient energy to overcome the energy
bandgap can create electron-hole pairs due to impact ionization. More energetic
carriers having energies to overcome the Si-O2 barrier can directly be injected
into the gate oxide.
For scaled technologies, however, a refinement of the CHC model has been
proposed since the hot carrier energies (∼ qVDD) are lower than the energy
barriers towards the gate oxide, or even lower than the impact ionization barrier
in the substrate. Energy redistribution mechanisms have been introduced,
including electron-electron scattering (EES) [34, 136] and electron-phonon
scattering [106]. These model propose an extended high energy tail on the hot
carrier energy distribution. Furthermore, the impact on ‘Cold carrier’ has been
introduced using the Multiple Vibrational Excitation (MVE) model of the Si-H
bond breaking at the interface [22].
HCI degradation is a combination of both a lateral electric field, accelerating
carriers to higher energies and a vertical electric field which results in higher
channel carrier concentration (potentially becoming highly energetic) and
lowering energetic states in the oxide making them more favorable to be
populated. The ‘sweet spot’ of drain and gate bias where HCI degradation is
maximum depends on the length of the transistor. For long channel devices
high degradation is observed for VD ≈ VG/2 with localized degradation at the
drain side [68]. Short channel devices experience maximum degradation for
VD ≈ VG with degradation across the entire channel length [4].
Several models from literature for HCI have been proposed to describe the
time dependence of the degradation begin using a time to failure TTF for any
particular device parameter to reach a critical value, such as VTH , gm of ID.
The most commonly used ones are the power-law model [77] as
TTF ∝ 1
ID
(
IB
IS
)−m
(2.16)
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where ID is the drain current, IB is the bulk current and IS is the source current,
and the exponential model [154] as
TTF ∝ e
(
1
VD−VD,sat
)
(2.17)
2.3 The paradigm shift from RD to switching oxide
defects
Bias temperature instability has been a major phenomenon in the semiconductor
industry already known since the late 1960’s [17]. Although the effect of BTI
had been well observed and quantified in the early days, it took 10 years for
a first physical model explaining the phenomena to emerge. The Reaction-
diffusion (RD) model, proposed by Jeppson et al [83], was, at that time, the
only physical model capable of explaining the power-law time behavior observed
in BTI (∆VTH ∼ tn). The model was further refined by Ogawa et al [119] and
would go on to serve as one of the more attractive explanations for BTI till
2006. However, closer investigation of the BTI relaxation, facilitated by ultra-
fast measurements, revealed complete contradiction to the universal relaxation
predicted by RD. Moreover, studying nano-scaled devices showed relaxation
trends characterized by distinctive steps having great resemblance to Random
Telegraph Noise (RTN). This understanding strengthened the idea of explaining
BTI as the combined effect of charging and discharging defects with widely
distributed time constants. As will be explained in the following from 2006
onward a steady paradigm shift has occurred in understanding BTI from a
continuous reaction diffusion point of view to an atomistic switching oxide defect
point of view.
2.3.1 The RD model
As the RD name suggests, the model explains how the concentration of species
change under the influence of two processes: first a chemical reaction process and
second a diffusion process, where the species disperse as a result of a gradient
in the concentration. In the case of BTI, RD describes the depassivation of
hydrogen-passivated interface bonds and subsequent diffusion of hydrogen species
through the oxide, schematically represented in 2.31. The first component of the
original RD model is a chemical reaction where hydrogen passivated interface
bonds dissociate due to hole trapping at the interface and the subsequent release
of neutral hydrogen atoms.
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Figure 2.31: Schematic representation of the Reaction-Diffusion model. Hole
injection from the silicon channel causes depassivation of hydrogen-passivated
interface bonds. Subsequently, diffusion of neutral hydrogen atoms and/or
molecules through the oxide controls the rate of defect generation.
SiH + h+  Si+ + H0. (2.18)
The idea is that when the device is in inversion, the high concentration of
minority carriers (holes) near the surface can depassivate the Si-H interface
bonds. This results in the creation of positively charged interface states (defects)
and neutral hydrogen atoms, which is then free to diffuse through the oxide.
The kinetics of this reaction in general are governed by
dNIT
dt
= kF (N0 −NIT )− kRNHNIT , (2.19)
where NIT is the interface defect concentration, N0 the initial concentration
of interface bonds, NH is the concentration of neutral hydrogen species at the
interface and kf and kr are field-dependent rate constants (forward dissociation
rate and annealing rate, respectively). The first term on the right hand side
of Eq. 2.19 controls the generation of interface defects while the second term
controls the annealing of the interface defects under the influence of hydrogen.
Once released hydrogen can diffuse through the oxide, described by Fick’s
second law of diffusion
DH
d2NH
dx2
= dNH
dt
. (2.20)
Furthermore, since for each interface defect a hydrogen atom is released, the
generated interface defects are assumed to be equal to the total number of
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Figure 2.32: The general solution of the RD model predicts 5 different regimes
of the time-dependence of interface defect generation, each characterized by a
different time-dependence given by the power-law exponent. Replotted from
[102]
hydrogen atoms in the oxide [2], thus:
NIT =
∫
NHdx. (2.21)
Finally,
DH
dNH
dx
= kPNH , (2.22)
controls the hydrogen recombination at the oxide/poly-silicon interface, where
kP is the surface recombination velocity. The general solution of the RD model
predicts 5 different regimes of the time-dependence of interface defect generation
[3], as illustrated in Fig. 2.32.
In the first regime the concentration of NIT and NH is very low with negligible
hydrogen diffusion taking place and Eq. 2.19 is approximated by
NIT ∼ kFN0t (2.23)
In the second phase both the generation and annealing are becoming large but
remain in equilibrium because almost all the hydrogen remains at the interface,
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i.e.
dNIT
dt
∼ 0. (2.24)
The third phase begins when hydrogen diffusion begins to control the defect
generation which gives for a simplified analytical solution
NIT ∼
√
kF
kR
N0(DHt)0.25, (2.25)
Once the hydrogen diffusion front reaches the oxide/poly-silicon gate interface
the rate increases due to the higher diffusivity of hydrogen in the poly-silicon,
thus
NIT ∼
√
kF
kR
N0(DHt)0.5 (2.26)
The final stage is reached when all Si−H bonds are broken and
NIT = N0. (2.27)
The phase that should be most readily observed in typical earlier (thick oxide)
measurements is when the hydrogen diffusion begins to control the defect
generation (n = 0.25). In thinner oxides, the diffusion front showed to reach
the poly-silicon gate within the measurement window, as suggested in [109].
Experimentally observed slopes for the diffusion limited phase, however, are
usually lower than 0.25 and more between 0.15 − 0.2. The most probable
explanation for the lower slope was proposed in [31] by including molecular
hydrogen as the diffusing species. It had been proposed earlier [24, 144, 150] that
molecular hydrogen would be present in the kinetics of the chemical reaction.
A positively charged hydrogen (proton) can break the Si−H bond to create
H2. Both simplified analytical solutions and numerical calculations [31] have
shown that the solution of the RD model for molecular hydrogen gives a slope
of n ∼ 0.16. A combined diffusion of neutral atomic and molecular hydrogen
gives rise to slopes between 0.16 - 0.25 [31].
When the stress is removed, the forward reaction of generating interface defects
(Eq. 2.19) is effectively stopped and hydrogen is allowed to diffuse back to the
interface where it anneals the broken interface bonds. An approximate solution
was derived by [2] and further generalized by [61] to cover the whole range of
relaxation times given by
NIT (ts, tr)
NIT (ts, 0)
= 1
1 + trts
1/2 (2.28)
where ts and tr are the stress and recovery time. The RD model predicts a
universal relaxation only dependent on the ratio of stress and recovery times.
The forward and reverse reaction rates and the diffusion constant have no
influence on the relaxation whatsoever.
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2.3.2 BTI relaxation offers first clues
The original RD model was successful at describing BTI under constant voltage
stress, accurately reproducing the power-law time behavior. Enhancement of
the RD model for constant voltage stress were implemented including field
dependency in the processes at the interface and accounting for inherent
temperature dependency of the diffusion process [3]. However, when researchers
had a better look at the relaxation transients, facilitated by ultra-fast
measurement techniques [137], it became obvious that many observations were
in complete contradiction to the relaxation predicted by RD (Eq. 2.28). The
first observation was that the relaxation occurs much faster, typically about
50% of the ∆VTH shift can be recovered in the first few seconds (see Figs. 2.33
and 2.34), even for very long stress times. This is in sharp contrast with Eq.
2.28 which predicts negligible recovery for tr << ts. Secondly, the RD model
predicts that 80 % of the relaxation to occur within 3 decades of time [63]
while in reality relaxation has been shown to span over 10 decades [42, 137, 87].
Finally, the RD model predicts the relaxation to be field independent, due to
the neutral hydrogen species, which is certainly not the case as observed in
[63, 93] and shown in Fig. 2.35.
Several attempts have been made to salvage what was left of the original
RD model, including elastic hole tunneling [82] and dispersive transport of
the hydrogen-species [87] to more accurately describe the relaxation trends.
However, as shown in [61, 63] none of those attempts are capable of reproducing
both the stress and the relaxation phase with the same set of parameters.
Finally, recent claims that a stochastic three dimensional description of the
atomic diffusion could explain the long relaxation tails have been disproved in
[143].
2.3.3 Nanoscaled devices as the ultimate benchmark
Due to ever decreasing dimensions of CMOS transistors, more and more BTI
analysis was being performed on single minimum sized devices [135, 79, 139, 92].
Unlike the smooth log-t like behavior previously observed on large area devices,
relaxation trends on small area devices are characterized by distinctive steps
(See Fig. 2.36). These steps correspond to individual holes being emitted
that were previously trapped in oxide defects. It had already been shown by
[93, 91] that a log-t like transient can be modeled as the combined effect of
discharging defects with widely distributed time constants. This understanding
strengthened the idea of linking BTI with other noise phenomena like Random
Telegraph Noise (RTN) and 1/f noise [91, 62, 65, 140].
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Figure 2.33: Experimental relaxation transient of NBTI for different technologies.
The RD model (solid lines) cannot reproduce the log-t like behavior of the
relaxation spread out over many decades. This is in sharp contrast with the
RD model suggesting complete relaxation over only 3-4 decades. Furthermore,
significant relaxation is observed within the first few milliseconds, unexplained
for by the RD model. Replotted from [63]
Charging and discharging of defects have readily been observed in the form
of RTN under constant gate bias, having widely distributed time constants.
Moreover the RTN impact distribution is identical to that of the observed NBTI
relaxation steps, exponentially distributed in amplitude [55, 92, 155, 48, 160, 88].
This impact is a distinctive signature of the defect, which was further confirmed
by novel measurement techniques like Time Dependent Defect Spectroscopy
(TDDS) [66]. TDDS can be used to study the capture and emission times of
defects over an extremely wide time constant range as opposed to typical RTN
measurements which have a limited experimental window.
In TDDS the device is repeatedly stressed for the same amount of time and
their recovery traces are subsequently recorded. The recovery traces are then
analyzed by collecting the step height (∆VTH) and emission times of each
emission event as illustrated in Fig. 2.37. By binning the step height and
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Figure 2.34: Reaction Diffusion model enhanced with hole trapping, put forward
to explain the fast recovery times, still cannot provide an adequate fit of the
measurement data. Due to the different nature of the hole trapping component
a "bumb" will appear in the transient which is not observed in the smooth log-t
like actual transients. Replotted from [63].
Figure 2.35: Different relaxation trends are observed when a different relaxation
voltage is used. This is not suggested by the RD model since the diffusing
species are neutral. Replotted from [93]
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Figure 2.36: (a) Relaxation transients of a single device for various stress times
show discrete ∆VTH steps corresponding to the discharge of single defects. (b)
The summed-up relaxation trends of 25 devices results in the smooth log-t like
behavior previously observed in large area devices. (replotted from [139])
Figure 2.37: In Time Dependent Defect Spectroscopy (TDDS) the device is
repeatedly stressed for the same amount of time and their recovery traces are
subsequently recorded. The recovery traces are then analyzed by collecting the
step heights (∆VTH) and emission times of each emission event. Clusters will
appear which are the signature of single defects discharging.
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Figure 2.38: The TDDS experiment allows to study the capture and emission
times for different temperates over a very wide bias range. In comparison,
the typical RTN window, i.e τe ∼ τc is only a few 100mV . Both capture and
emission times show strong temperature dependence. The capture typically
shows high gate bias dependence, while the emission time can show either a
weak or strong bias dependency (replotted from [66]).
,
emission times in a 2D histogram, a individual "fingerprint" is created for each
device characterizing all active defects. TDDS allows to track the behavior of
individual defects, under changing gate bias (both stress and recovery) and
temperature conditions leading to some crucial understanding of BTI (see Fig.
2.38):
• capture time τc and emission time τe are highly temperature dependent
• capture time τc and emission time τe can be either weakly or highly bias
dependent, and no strong coupling is observed between capture and
emission times
• even for short stress times (ms) emission times of 5-6 orders of magnitude
larger have been observed
• changing the stress time has no influence on the emission times
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All the above observations cannot be explained by any RD model, but are fully
compatible with those made on RTN. Consequently a physics based model
describing the capture and emission process using a non-radiative multi phonon
process has been put forward as the underlying mechanism for BTI [63].
2.4 The defect-centric picture for BTI and RTN
This section will cover the State-of-the-Art of understanding of BTI based
on phenomenological observations backed by physical understanding. In the
defect-centric point of view for unified RTN and BTI each device is described by
a number of oxide defects. These defects originate from the fabrication process
(as-fabricated) or can be created under certain stress conditions (generated).
In general each defect in turn can be characterized by:
• capture time τc
• emission time τe
• impact on the electrical device parameters (∆VTH ,∆ID, ...)
which depend on various physical parameters like the spatial position, energy
position and lattice relaxation energy. As mentioned in the introduction of this
chapter, we will not go into depth about the origins of the characteristics but
will describe the characteristics using more pragmatic laws.
2.4.1 Time constants and Markov processes
The BTI impact can be modeled based on two-state kinetics of the oxide
interface traps. A defect can either be occupied or not. When the defect is
occupied, this results in a threshold voltage shift ∆VTH . The rate at which a
defect can capture or emit a carrier is determined by time constants, dependent
on the gate voltage.
2.4.1.1 Markov processes and trap kinetics
The kinetics of the oxide traps can, to a first approximation, be modeled as a
two state continuous time Markov chain, referring to the memoryless property
of the stochastic process. The oxide defect switches between an occupied an
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(a) (b)
Figure 2.39: (a) Typical RTN current trace showing discrete current fluctuations
associated with the charging and discharging of a single oxide defects. (b) A
simple two-state Markov chain depicting the transition rates.
unoccupied state (see Fig. 2.39) where the time it stays in a state is exponentially
distributed. It follows that this is the time between transitions and that this
time is typically referred to the next state, i.e. a capture time τc and emission
time τe as the average time it takes to respectively capture or emit a carrier in
the defect, or to change to a charged or uncharged state.
∆tc ∼ Exp(τc) (2.29)
∆te ∼ Exp(τe) (2.30)
A Markov chain process is characterized by first order kinetics
dPc
dt = ke(1− Pc)− kcPc, (2.31)
where ke and kc are the transition rates for changing from an occupied to an
unoccupied state and vice versa. The first order kinetics can also be written in
terms of the capture and emission constants τc ans τe, which are the inverse of
the transition rates, as
dPc
dt =
1− Pc
τc
− Pc
τe
. (2.32)
The unconditional probability, or steady state regime, for being in the occupied
(P1) or unoccupied state (P0) reads
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Figure 2.40: The probability of the defect being occupied when the initial state
is occupied (red) or unoccupied (black) changes over time with time constant
( 1τe +
1
τc
)−1 to a steady state condition
P1 =
τe
τe + τc
(2.33)
and
P0 =
τc
τe + τc
(2.34)
The conditional probability for capturing a carrier when the occupancy is zero
and emitting a carrier when the occupancy equals 1 reads
P0→1 =
τe
τe + τc
(1− e−t( 1τe+ 1τc )) (2.35)
and vice versa,
P1→0 =
τc
τe + τc
(1− e−t( 1τe+ 1τc )) (2.36)
A more general solution for the occupancy probability reads
Pc(t+ ∆t) =
τe
τe + τc
(Pc(t)− e−(∆t)( 1τe+ 1τc )). (2.37)
2.4.1.2 Unified RTN and BTI
Random Telegraph Noise (RTN) displays itself as sudden step-like transitions
of the drain current in a MOSFET device under a constant gate voltage. This
effect can accordingly be described as sudden step-like changes of the threshold
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Figure 2.41: (a) The system is in dynamic equilibrium, manifested by Random
Telegraph Noise (RTN) in small devices. (b) Following the perturbation by
NBTI stress, excess charged oxide defects gradually discharge and the system is
returning to the dynamic equilibrium of (a), resulting in long NBTI transients.
Replotted from [92].
voltage. The underlying physical mechanisms of BTI and RTN have been shown
to be the charging and discharging of individual gate oxide defects [64], which
affects the threshold voltage (see Fig. 2 2.41). Moreover the RTN amplitude
distribution is exponential, identical to the amplitude of the individual BTI
relaxation steps [92]. The two degradation mechanisms are in fact caused by the
same type of defects, where RTN is the channel/dielectric system in dynamic
equilibrium and BTI the relaxation corresponding to the perturbed system
returning to this equilibrium.
RTN has been linked to 1/f noise typically observed and measured on large
devices. It is believed that 1/f noise is the result of the same type of oxide
defects, charging and discharging, as observed in RTN. Due to the large number
of participating defect the noise is seem as a continuous spectrum.
An important property of time constants is the field (or gate bias) dependency
which provides BTI with its unique charging and discharging behavior. When
the field across the gate oxide is changed defects can get more favorable to
getting charged than discharged. This is translated in a decrease in capture time
and an increase in emission time, schematically illustrated in Fig.2.42 (see also
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Figure 2.42: Simplified voltage dependency of the capture and emission time
constants illustrated. At low bias (A) the defect state is preferably in the
unoccupied state. Increasing the bias (B) results in capture and emission time
constant of the same order of magnitude. At this point RTN is very well
observable. At high bias (C) the defect state is preferably in the occupied state
Fig. 2.38). Moreover, the time constants also exhibit temperature dependence
resulting in a generalized formula for calculating the defect occupancy probability
as
Pc(t+ ∆t) =
τe(t)
τe(t) + τc(t)
(Pc(t)− e−(∆t)(
1
τe(t)
+ 1
τc(t)
)) (2.38)
where any change in temperature or voltage over time is condensed in a time
dependency of the time constants themselves. (See also Fig. 2.43)
2.4.1.3 Time-constant modeling
Up till now we have made abstraction of the temperature and voltage dependency
of the time constants. This in fact is one of the main facets of the defect-centric
picture that links the phenomenological observations to the underlying physics.
As discussed previously, the RD model cannot explain the defects data provided
by TDDS measurements. Various physical models have been proposed to
describe this temperature and bias dependence[59, 175]. Early attempts based
on elastic hole tunneling [157, 80] simply could not explain the high temperature
dependent time constants. Alternative models were based on Shockley-Read-
Hall (SRH) with an elastic tunneling barrier proposed by McWhorter [112].
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Figure 2.43: Evolution of the occupancy probability during stress and relaxation
phases schematically illustrated. When waiting long enough, a steady state
condition is reached where Pc = τe/(τe + τc). During the transients the change
of Pc is characterized by the time constant (τe−1 + τc−1)−1.
Here, the SRH equations are extended to account for the tunneling effect by the
factor exp(xt/x0) where xt is the distance of the defect from the channel/oxide
interface and x0 the oxide thickness. The model however still suffered from
too weak temperature dependence and furthermore did not provide the very
long time-constants observed in measurements. A substantial improvement
was provided by Uren and Kirton [100] by introducing a field-independent
energy barrier ∆Eb to the equations motived by the theory of non-radiative-
multiphonon (NMP) transitions [74]. In this model the capture time reads
τc = τ0e
xt
x0 e
∆Eb
kbT
NV
p
Et > EV
= τ0e
xt
x0 e
∆Eb
kbT
NV
p
e−
∆Et
kbT e
q0EOXxt
kbT Et < EV
(2.39)
and the emission time reads
τe = τ0e
xt
x0 e
∆Eb
kbT e
∆Et
kbT e−
q0EOXxt
kbT Et > EV
= τ0e
xt
x0 e
∆Eb
kbT Et < EV
(2.40)
where, kB is the Boltzmann constant, T the absolute temperature, p the hole
concentration in the channel and NV is the effective density of states in the
valence band. The trap level were Et is defined as
Et(xt) = EV + Et,0 − EV,0 − q0xtEOX (2.41)
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Figure 2.44: Two fits of the Kirton model to the TDDS data. The symbols
stand for the measurement data and the lines represent the simulated time
constants. Left: When the Kirton model is optimized to the hole capture
times τc, reasonable fits can be achieved but τe is predicted three orders of
magnitudes too low. Right: Alternatively, a good agreement can be obtained
for the hole emission times τe but with a strong mismatch of the capture times
τc for Et > Ev. From this it is concluded that the Kirton model is not capable
of fitting τc and τe at the same time. (Replotted from [175])
with Et,0 and Ev,0 denoting the trap level and the valence band edge in the
absence of an electric field FOX and
∆Et = EV,0 − Et,0 (2.42)
Fig. 2.44 illustrates the behavior of the model. An exponential field dependence
for τc is shown when the trap level lies below the valence band edge (Et < Ev).
When at low gate biases, the hole concentration drops significantly a strong
increase in τc is observed. The exponential behavior compares well with the
experimental TDDS data, however the fit is incompatible with the observed
curvature in τc. Besides the incompatibility of the model to fit the observed
curvature, the coupling between τc and τe is too tight. The model predicts a
high correlation between the two time constants not observed in reality [113] as
shown in Fig. 2.45.
When τe is optimized in the Kirton model (see right fit in Fig. 2.44), a reasonable
fit can be achieved but at the same time a strong mismatch arises for τc in the
range Et > Ev. A model was needed to decouple the capture and emission time
constant and to describe the wide variety of emission time voltage dependencies.
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(a) (b)
Figure 2.45: Scatter plot of couplings of τe and τc. Correlation between coupling
of τe/τc to Vg and ∆Id . Replotted from [113]
Uren and Kirton overlooked the fact that the charging and discharging of a
defect state is accompanied by a change of the atomic arrangement in the
system.
Currently the most advanced modeling of oxide switching traps, in contrary to
the previous models, has this solid physical foundation based Non-radiative-
MultiPhonon (NMP) transitions, which takes into account the underlying atomic
organization. In the NMP model [59, 175], when a trapped charge carrier is
exchanged between the defect and the substrate, all atoms surrounding the
BTI defect as well as the atoms in the substrate are taken into consideration.
In reality these atoms span a 3N-dimensional space with N being the number
of considered atoms. The adiabatic potential energy surface in this space is
usually visualized in a so-called configuration coordinate diagram (see Fig. 2.46).
Here, the atomic positions are reduced to a one-dimensional quantity called
configuration coordinate, which allows to describe the correlated motion of
atoms, such as lattice relaxation. An NMP transition only occurs when the
initial and the final energies of the wavefunctions coincide as shown in Fig. 2.46
for Ei3 and Ej1.
The adiabatic potential energy surfaces are usually approximated by harmonic
quantum oscillators in solid state theory. We can thus write the potentials as a
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quadratic function of the configuration space q,
V0(q) = c0(q − q0)2 + V0 = c0∆q2 + V0
V+(q) = c+(q − q+)2 + V+ = c+(∆q − qs)2 + V0 + VS
(2.43)
where, the initial and the final states are denoted as V0(q) and V+(q), respectively.
They are defined by their corresponding minima V0 and V+ located at their
equilibrium configurations q0 and q+, respectively.
A compact analytical formulation for the adiabatic potential can be obtained
by using the Huang–Rhys Parameter S. This quantity corresponds to the
number of absorbed or emitted phonons during an optical transition and thereby
characterizes the shape of two adiabatic potentials V0(q) and V+(q). These
potentials are shifted against each other and have different curvature. We can
characterize the relationship between the two by introducing S and R as
S~ω = c0q2s
R2 = c0
c+
(2.44)
illustrated in Fig. 2.47
The NMP theory predicts the hole capture and emission rates to have the form
kpc = Vth,pσp(1 +R)3/2e
−xt
x0 pe−
pc
kbT
kpe = Vth,pσp(1 +R)3/2e
−xt
x0 pe−
pc
kbT e−
(Et−Ef )
kbT
(2.45)
where σp hole capture cross-section and pc is the hole capture barrier given by
pc = S~ω(1 +R)2 +
R
1 +REV − Et (2.46)
Eq. 2.45 closely resembles the rates obtained by Kirton and Uren. However,
the NMP transition barriers derived above are calculated from the intersection
point of two adiabatic potentials and thus reflect their gate bias dependence
governed by the energy separation between the trap level and the valence band
edge according to Eq. 2.46.
The NMP transition rates of Eq. 2.45 describe pure charge trapping or
detrapping processes. However, TDDS studies have revealed the existence
of metastable states, in which the oxide defects can stay for a certain amount
of time. Furthermore, the TDDS also reveals gate bias-independent transitions
that cannot be related to charge transfer reactions. These transitions are
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Figure 2.46: Adiabatic potentials involved in a charge transfer reaction. Each
of the two parabola corresponds to one charge state of the defect where the left
(Vi ) one represents the initial and the right (Vj ) one the final charge state.
Their corresponding wavefunctions and eigenenergies are depicted as solid and
dashed lines, respectively. An NMP transition only occurs when the initial and
the final energies coincide as it is the case for Ei3 and Ej1. (Replotted from
[175])
associated with an activation over thermal barriers, leaving the charge state
of the defect unchanged. Fig. 2.48 depicts the state diagram of such a multi-
state model. The NMP transitions are charge exchange transitions while the
thermal transitions, i.e. structural relaxation, occur between the meta-stable
and stable state. The transitions between the charged and uncharged states can
be directly observed in BTI measurement, such as TDDS, since they involve
charge exchange. The metastable states, however, are not observed directly but
can be revealed by analyzing the gate-bias and temperature dependence of the
overall transition rates.
Consequently, the multi-state model with its four states allows for four distinct
transition pathways illustrated in Fig. 2.49
Using the assumption of NMP transitions and activation over thermal barriers
a full set of rate equations can be obtained accurately describing the charge
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Figure 2.47: Left: The configuration coordinate diagram including the
Huang–Rhys factors S0 and S+. The adiabatic potentials are often defined
as harmonic oscillators of the form of Eq. 2.43. Right: Strong (top) and
weak (bottom) electron–phonon coupling. In the first case the parabolas are
positioned such that the intersection point is situated in between their minima
while in the second case one parabola lies inside the other and the intersection
point is located beside the two minima. Replotted from [175]
trapping within the multi-state model, resulting in time constants
τ2
′
c = τ2
′
c,min + τp0
N2
p
e
R1q0xtFOX
1+R1
kbT + τ2
′
c,min
N1
p
e
q0xtFOX
kbT
τ1
′
c = τ1
′
c,min + τp0
N3
p
e
R1′ q0xtFOX
1+R1′
kbT
τ2
′
e = τ2
′
c,min + τ2′
N3
p
e−
q0xtFOX
1+R1
kbT
τ1
′
e = τ1′e
−
q0xtFOX
1+R1′
kbT + τ1
′
e,min(1 + e
(E′
t
−Ef )
kbT )
(2.47)
with, τ2′c,min, τ1
′
c,min, τ2
′
e,min and τ1
′
e,min are the minimum time-constants for the
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Figure 2.48: State diagram of the multi-state model. The defect is present in a
stable neutral (1) and a stable positive (2) charge state, where each of them has
a second metastable state marked by a prime (1’, 2’). (Replotted from [175])
Figure 2.49: Simplified state diagrams of hole capture and emission over the
metastable states 1’ and 2’. The superscripts of τ denote the intermediate state,
which has been passed through during a complete capture or emission event.
(Replotted from [175])
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Figure 2.50: The capture (solid lines) and emission (dashed lines) times of a
fixed oxide hole trap as a function of the gate bias. The symbols stand for
the measurement data and the lines represent the simulation results of the
multi-state model. The latter are shown to be in remarkable agreement with
the experimental data. (Replotted from [175])
four pathways predicted by the model. N1, N2, N3, τ1′ and τ2′ are constants
heavily dependent on the energy position of the trap [175]. Fig. 2.50 depicts
a fit of the multi-state model against the time constants extracted from the
TDDS measurement data.
2.4.2 CET map
The change in ∆VTH of a large device, as depicted in Fig. 2.28, is due to the
cumulative charging and discharging of defects with widely distributed capture
and emission times. Analyzing the change in ∆VTH as function of the stress
and relaxation time can yield information about the underlying distribution of
capture and emission times respectively. For large devices, using the charge sheet
approximation, the impact of each charged defect is assumed to be identical.
The rate of change in the ∆VTH transient is therefore directly related to the
rate of defects charging or discharging. We can therefore state that the defect
density is proportional to the change of the measured ∆VTH transient as
f(τe, τc) ∼ ∂
2∆VTH
∂τe∂τc
. (2.48)
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where, f() is the joint probability density function for τe and τc. The probability
density of the capture and emission times can thus be obtained by numerically
differentiating the relaxation transients using Eq. 2.48. Depicting this density
as function of the capture and emission times is the so-called Capture and
Emission Time map (CET-map) [139]. As such, it can be used as a basic
look-up table limited by the experimental window. Analytical fitting of the
CET-map, however, allows extrapolating towards very short and long operating
lifetimes [67]. In the simple double-well model, the classical over-the-barrier
rates are given by
τe = τ0e
Ee
kBT (2.49)
τc = τ0e
Ec
kBT , (2.50)
The barrier energies Ee and Ec are related to the defects energy position and
lattice relaxation energy, among other things, as predicted by the 4-state NMP
model (See Section 2.4.1.3). However, due to the large number of variables
contributing, the barrier energies are assumed to be Normally distributed.
Therefore, by Eq. 2.50, the capture and emission times, τc and τe, are log-
normally distributed as
τe ∼ log−N (µe, σe) (2.51)
τc ∼ log−N (µc, σc). (2.52)
As these capture and emission times are partially correlated, a more complete
model is built by treating the capture and emission times as a bivariate
distribution as
τ ∼ log−N (µ,Σ), (2.53)
with τ the time constant vector defined as
τ =
[
τe
τc
]
(2.54)
and the mean and covariance matrix given by
µ =
[
µe
µc
]
(2.55)
and
Σ =
[
σ2e ρσeσc
ρσeσc σ
2
c
]
, (2.56)
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where ρ is the correlation coefficient between τe and τc.
More complete, the CET map contains information about the so-called
‘permanent’ and ‘recoverable’ component of BTI. Each component can be
described by a bivariate normal distribution, using Eq. 2.54, such that the
combined (permanent and recoverable) capture and emission time distribution
is described by a bimodal bivariate log-normal distribution as
τR ∼ log−N (µR,ΣR)
τP ∼ log−N (µP ,ΣP ),
(2.57)
where τR represents the ‘recoverable’ component, centered at short capture
and emission times, and τP the ‘permanent’ component, centered at long
capture and emission times. Figure 2.51 shows the CET-map approach to fit
experimental stress and relaxation data.
2.4.3 Single defect impact on transistor characteristics
A defect at the channel-oxide interface can have a direct impact on the electrical
characteristics of the transistor. In the first approximation, charged defects will
push away carriers from the channel, causing a direct ∆ID shift, which can be
expressed as a ∆VTH shift. Furthermore, if the defects are close to the channel,
they can cause remote scattering resulting in a reduction of the carrier mobility.
2.4.3.1 The charge sheet approximation
The impact of an interface defect, here considered as a uniform charge sheet, can
be calculated using basic electrostatics. Namely, when a defect is charged a net
positive/negative charge will be added to the gate oxide charge. Consequently
the channel carriers will be pushed away due to the screening of this net charge
density. The threshold voltage of a transistor can be expressed as
VTH = φms − QOX
COX
+ 2φf ±
√
4qsφf (QD)
COX
, (2.58)
where, φms is the metal-semiconductor workfunction, QOX is the oxide charge
density at the semiconductor interface, COX the oxide capacitance, φf the
electrostatic potential difference between the Fermi level and intrinsic level, q
the electronic charge density, s the semiconductor permittivity and QD the
net channel doping.
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(a)
(b)
Figure 2.51: (a) Comparison between (left) the CET-map extracted from
experimental MSM data by numerical differentiation, which is limited to the
experimental window, and (right) the analytical CET-map with time constants
described by a bimodal bivariate log-normal distribution. (b) Comparison of
the analytic model to experimental data. Replotted from [67].
Accumulated oxide charge thus has a direct impact on the threshold voltage as
∆VTH = −∆QOX
COX
= −∆QOXtINV
SiO2
(2.59)
where QOX has units of charge per area.
The impact of a single interface defect having a single carrier charge q, named
η0 equals
η0 = ± q
Area
tINV
SiO2
. (2.60)
Eq. 2.60 is typically referred to as the charge sheet approximation, since it
assumes that the single defect charge impact is distributed across the entire
area, as if it is a charged sheet. Using this simple equation one can immediately
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calculate the impact a single defect has for a given technology, and the impact
NIT has on the expected threshold voltage as
∆VTH = ∆NIT
tINV
SiO2
. (2.61)
When measuring large area devices, NIT can be directly calculated using Eq.
2.61. For small area devices (e.g. <0.01 µm2), each discrete step in the ∆VTH
transient is the direct impact of a single defect emitting a previously captured
hole. Contrary to what Eq. 2.60 would suggest, the single defect impact is not
a deterministic value but is observed to be distributed exponentially as
∆VTH ∼ Exp(η) (2.62)
where η is the average measured ∆VTH impact [92, 155, 48, 160, 88, 159].
Can we nonetheless still use Eq. 2.60 to calculate this average defect impact?
For instance a typical 20nm technology, having a minimal sized device of
W × L = 90× 20nm2 with an assumed TINV of 1.6 nm has
η0 =
1.602× 10−19[C]
90× 10−9[m]20× 10−9[m]
1.6× 10−9[m]
3.9× 8.854× 10−12[F/m] = 4.12mV (2.63)
However, the average impact of a single defect for this technology has been
measured to be almost two times as high, around 7mV [168]. Furthermore
independently on various technologies a similar observation has been made that
the charge sheet approximation underestimates the true impact of single defects
[45, 160, 159] (See fig. 2.52). The explanation for this phenomenon is twofold.
Firstly the electrostatic impact of a single charge is always localized and not
uniformly distributed. Secondly the channel current does not flow uniformly
across the area of the device. Random dopant fluctuations cause the channel
current to flow in percolation paths from source to drain. These percolation
paths amplify the impact of a single defect charge, causing the average shift to
be higher than predicted by the charge sheet approximation [27, 55, 5] (see Fig.
2.53).
Moreover, for small area devices, locally different thickness and permittivity
of the gate oxide, as well as metal gate work-function fluctuations, add to the
variation of the single defect impact (Fig. 2.54). The real average impact on the
VTH we will now call η while the charge sheet approximation will be referred to
as η0. Like the charge sheet approximation, η is inversely proportional to the
gate oxide area and proportional to the oxide thickness (or TINV ). Furthermore,
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Figure 2.52: Scatter plot for the charge sheet approximation η0 and the measured
average impact η for various technologies shows the ratio η/η0 to be higher
than 1.
η has been shown to be proportional to the amount of channel doping, which is
suggested by the percolation path theory [159, 55] (see Fig. 2.55a).
η ∼ TINV
√
QD
WL
(2.64)
Additional evidence is found in the body bias dependency of η as shown in
[47]. By changing the body bias of a device, the effective channel doping is
modulated resulting in an increase or decrease of η as shown in Fig. 2.55b.
The above mentioned dependencies of η strongly reflect those related to the
initial time-0 variability [105],
σVTH,0 =
AVTH√
2WL
∼ TINV
√
QD√
WL
(2.65)
where AVTH is the Pelgrom mismatch parameter [122], which further underlines
the interaction between channel percolating paths and oxide defects.
2.4.4 Defect distributions
It is commonly assumed that number of occupied defects N , is a stochastic
variable with a associated Poisson probability
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Figure 2.53: A current percolation path can be ’blocked’ by a single charged
defect, resulting in a significantly large ∆VTH . The difference in current
distribution between defect #1 being discharged (left) and charged (right) result
in an 17mV shift. (replotted from [52]).
Figure 2.54: Contribution of various sources of variability to the single defect
impact. Random Dopant Fluctuation (RDF) is the main contributor to BTI
variability. (replotted from [52]).
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(a) (b)
Figure 2.55: (a) A clear correlation is found between single-carrier discharge
∆VTH and NIT . Interface traps enhance the channel conduction percolation
between source and drain in the same way channel dopants do. (b) The body
bias modulates the channel depletion width and therefore the average number
of unscreened dopant atoms within the depletion layer. (Figures are replotted
from [159, 47])
N ∼ Pois(NT ) (2.66)
where NT is the average number of defects. The Poisson distributed number
of occupied traps occurs naturally and has been observed experimentally in
[79, 135, 91, 155, 160]. It is a discrete probability distribution that expresses
the probability of a given number of events occurring in a fixed interval
of time and/or space if these events occur with a known average rate and
independently of the time since the last event [50]. This Poisson distribution
can be interpreted twofold. Firstly, the number of pre-existing defects in
the oxide will be Poisson distributed (fixed interval in space). Secondly the
number of occupied traps/created traps after a certain stress time will be
Poisson distributed (fixed interval in time). The latter is a direct result of the
exponentially distributed time it takes to charge or discharge a defect (trap
kinetics). If for every t > 0 the number of arrivals in the time interval [0, t]
follows the Poisson distribution with mean t/τ , the sequence of inter-arrival
times is independent and an identically distributed exponential random variables
having mean τ [141].
The average number of traps is directly proportional to the defect density nD
and proportional to the gate oxide area [159], as
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Figure 2.56: (a) Single defect defect impact distributions for various device
areas show the clear area dependecy of η. (b) Length and width dependency of
the average number of traps and single defect impact. (replotted from [159])
NT = nDArea (2.67)
Consequently, as device dimensions scale, the mean defect impact η will become
larger, resulting in a wider spread on the ∆VTH impact. This effect, combined
with the stochastic nature of charge capture and emission in these defects,
results in a drastic increase in time-dependent variability. This BTI induced
time-dependent ∆VTH distribution will be further discussed in Chapter 3.
2.5 Summary
This chapter has outlined the basic background of variability in section 2.1
and reliability in section 2.2 and how they impact the device performance
characteristics. Section 2.3 discussed the recent paradigm shift from RD to
switching oxide defects for explaining BTI kinetics. Section 2.4 further described
the defect-centric point of view for unified RTN and BTI where each device is
described by a number of oxide defects. Each defect is described by a capture
and emission time and electrostatic impact to the device. Their decreasing
absolute numbers in downscaled devices, combined with the stochastic nature
of charge capture and emission in these defects, results in a drastic increase in
time-dependent variability. A more in-depth focus on the statistical component
of BTI ∆VTH variability will be handled in Chapter 3.

Chapter 3
Bias Temperature Instability
as Time-Dependent variability
This Chapter will handle BTI as one of the most important degradation
mechanisms in current and future scaled technologies for CMOS digital circuits,
with the main focus on the statistical component of reliability. In section 3.1 a
comprehensive overview on the State-of-the-Art BTI distribution models will
be given. Of these, the Exponential-Poisson distribution, describing NBTI from
a defect-centric point of view, is considered as the leading SotA. Due to its
physical foundation, this model allows to make proper predictions about the
circuit lifetime in the extreme tail regions of the distribution. In section 3.2 we
will build upon the already established framework and contribute to the SotA
by extending the statistical modeling for PBTI. Furthermore, using the same
model, we describe, in section 3.3, the statistics of relaxation and in section
3.4 of RTN. This extension will allows to describe the total ∆VTH in a holistic
approach as shown in section 3.5.
The original work presented in this Chapter has in part been published in the
authored work [168] in addition to unpublished work. It has to be noted that
it is not our goal to derive BTI from first principles physics but to provide
physical sound laws capable of explaining the properties of the mechanism. This
is not to be mistaken from empirical laws which are merely descriptions of the
mechanism. For research purposes empirical laws are not very useful since no
prediction whatsoever can be made from a description.
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3.1 State-of-the-Art BTI distribution models
In this section a summary of the State-of-the-Art studies on BTI induced ∆VTH
variability will be discussed, ranging from purely empirical to more theoretical
models.
3.1.1 Empirical modeling of the total ∆VTH distribution
Initial studies on NBTI induced variability were performed in the early 2000’s
[33] due to concerns for device mismatch in analog circuits. The ever decreasing
dimensions of CMOS transistors also created a growing concern for SRAM cell
yield and stability. Hence, more BTI measurement and analysis were performed
on single minimum sized devices [134, 135, 79]. First observations about the
total ∆VTH distribution were (a) the increase in variance for different amounts
of mean degradation and (b) the gate area related scaling of the variance as
illustrated in Fig.3.1.
(a) (b)
Figure 3.1: First observations about the ∆VTH variance: (a) the ratio of the
variance to the mean of the ∆VTH versus the effective gate area over oxide
thickness AG/TOX,EFF , and (b) the ratio of the variances of ∆VTH and VTH
versus the mean degradation. Replotted from [134].
In the following, will divide the empirical distribution models into Normal
distribution models and non-Normal distribution models. The use of e.g.
Normal statistics originates from the practical requirements of circuit simulation,
allowing for easy evaluation and extrapolation towards higher quantiles.
Although, further investigation of the total ∆VTH for large sample sizes revealed
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a deviation from Normal statistics, highlighting the need for a more rigorous
statistical examination.
3.1.1.1 Statistical moments and Normal approximation
A first order modeling approach for the observed total ∆VTH is assuming it is
Normally distributed by fitting the mean (µ) and variance (σ2). This approach
had been used in [97] as a benchmark for comparing the BTI induced ∆VTH
variability against the mismatch based time-zero VTH variability. This pragmatic
way of using Normal statistics reduces the research to its pure empirical form
and does not provide any insight into the underlying physics.
However, an attempt was made earlier [134] to explain the observed increase in
variance for increased mean shifts of the ∆VTH from a statistical point of view.
Using the charge sheet approximation, one can directly relate the total number
of charged defects N to the total ∆VTH by
∆VTH ∝ q
Area
tINV
SiO2
N = η0N. (3.1)
As introduced in Chapter 2, it is commonly assumed that the random fluctuation
in the number of charged defects follows a Poisson distribution. This underlying
Poisson process provides the correlation between the variance and mean of the
total ∆VTH distribution, observed in [134], since for a Poisson process
σ2(N) = µ(N). (3.2)
However, this only considers the variation originating from the variation in the
number of defects. There is also a contribution from the defect impact due to
the spatial distribution of defects and their interaction with the random dopants
of the channel as shown by TCAD simulation in [11]. To account for this added
source of variability, i.e. over-dispersion compared to a pure Poisson process,
an empirical parameter K was added to the equation [134]. The mean and
variance of the total ∆VTH is then given by
µ(∆VTH) = η0µ(N)
σ2(∆VTH) = Kη0µ(∆VTH),
(3.3a)
(3.3b)
such that the variance of the total ∆VTH can be written as
σ2(∆VTH) = Kη0µ(∆VTH), (3.4)
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where K was shown to be about 2-3 through simulation [11] and measurements
[134, 79]. The work of [134] provided the first formulation for the variance of
the total ∆VTH as function of the mean.
3.1.1.2 Compound Poisson distribution
A more rigorous, statistical examination was performed in [135]. Here the
underlying stochastic process is linked to the creation and repassivation of
interface defects consistent with the, at that time recognized, Reaction Diffusion
process for NBTI. This resulted in treating the total ∆VTH as the combination
of ‘created’ C and ‘destructed’ D interface defects, each uncorrelated Poisson
distributed variates, such that
µ(C −D) = µ(C)− µ(D)
σ2(C −D) = σ2(C) + σ2(D).
(3.5)
This providentially provided the needed over-dispersion compared to a normal
Poisson process since
σ2(C −D)
µ(C −D) =
µ(C) + µ(D)
µ(C)− µ(D) > 1. (3.6)
The distribution of two independent Poisson distributed random variates is also
referred to as a Skellam distribution[148]. The total ∆VTH is then given by
∆VTH =
Nc(t)∑
i=1
Si −
Nc(t)+Nd(t)∑
i=Nc(t)+1
Si, (3.7)
where Nc are the created and Nd the destructed interface defects. Each defect
has an unique, distributed impact on the VTH given by Si such that
µ(S) = η0. (3.8)
The first two moments, using the Blackwell–Girshick equation [19]1, of the total
∆VTH read
µ(∆VTH) = η0(µ(C)− µ(D))
σ2(∆VTH) = η20(µ(C) + µ(D))(1 + σ2(S/η0))
= µ(C) + µ(D)
µ(C)− µ(D) (1 + σ
2(S/η0))η0µ(∆VTH)
(3.9)
1Var(∆VTH) = E(N)
(
E(Si)2 + Var(Si)
)
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which provides a formulation for the over-dispersion factor K of Eq. 3.4. In [135]
an approximation is provided for large values of N = C−D where the compound
Skellam distribution is approximated by a compound Poisson distribution, i.e.
∆VTH ≈
Nc(t)∑
i=1
Si (3.10)
which, under the proposition of the Central Limit Theorem2, can be shown to
result in the following cumulative distribution function:
F (∆VTH) ≈
N∑
n=0
e−NNn
n! Φ
(
∆VTH/η0 − n√
n(K − 1)
)
, (3.11)
where Φ() is the Standard Normal CDF andK the over-dispersion factor. Figure
3.2 shows the comparison of the approximate compound Poisson distribution
with measured ∆VTH distributions, resulting in a reasonable fit, even for low
numbers of N . Note that values of ∆VTH < 0 originate from the negative values
of the Standard Normal distribution function Φ() which is not physical. The
data however does show negative values which, according to [135] are likely to
be caused by the ‘destructed’ defects.
3.1.2 The defect centric model: a more physical perspective
The statistical models described in 3.1.1 will be classified as empirical or semi-
empirical since some of their parameters used have no physical meaning and
are solely used as fitting parameters. On the contrary, Kaczer et al. [92]
showed that, by combining the individual defect properties, it is possible to
completely describe the total ∆VTH by physically meaningful parameters. Here,
a well-defined distribution for the single defect impact was established leading
to a closed from solution for the ∆VTH distribution without the use of empirical
parameters.
3.1.2.1 Origin of NBTI variability
According to [92], the total ∆VTH is given by the sum of the contribution of a
number of defects N ,
∆VTH =
N(t)∑
i=0
Si, (3.12)
2The Central Limit Theorem states the the arithmetic mean of a sufficiently large number
of independent random samples will be approximately Normally distributed
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Figure 3.2: Comparison of the approximate compound Poisson distribution (Eq.
3.11) with measured ∆VTH distributions. Replotted from [135].
with the number of defects N Poisson distributed around the mean NT as
N(t) ∼ Poiss(NT ) (3.13)
and where each defect has an well-defined exponentially distributed impact
Si ∼ Exp(η), (3.14)
with a mean value of η. Equation 3.12 is thus a compound Poisson-Exponential
distribution of which an exact analytical formulation can be obtained. In a first
step, the distribution of ∆VTH for a fixed number of defects n is concerned.
This will be the distribution of the sum of n identically and independently
distributed exponential random variables. This distribution is the so-called
Erlang distribution [23] with probability density function given by
fn(∆VTH) =
∆VTHn−1e−
∆VTH
η
(n− 1)!ηn (3.15)
and cumulative distribution function by
Fn(∆VTH) =
γ(n, ∆VTHη )
(n− 1)! (3.16)
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Figure 3.3: The Erlang Cumulative Distribution Function of Eq. 3.16 plotted
for different numbers of n defects.
with γ() the incomplete gamma function and parameter η the mean defect
impact. The CDF is plotted in Fig. 3.3 for various numbers of defects n.
Since the number of defects is, however, Poisson distributed, the total ∆VTH
cumulative distribution function is calculated as a Poisson weighted sum over
all possible defect combinations as
FN (∆VTH) =
∞∑
n=0
e−NTNnT
n! Fn(∆VTH , η)
=
∞∑
n=0
e−NTNnT
n!
γ(n, ∆VTHη )
(n− 1)!
(3.17a)
(3.17b)
which gives a corresponding probability density function
fN (∆VTH) = e−NT
[
δ(∆VTH) +NT
e−
∆VTH
η
η
0F1(2;NT ∆VTH
η
)
]
(3.18)
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where 0F1(2;x) is a confluent hypergeometric limit function [123]. In Fig. 3.4 an
illustration is given on how the defect-centric Cumulative Distribution Function
of Eq. 3.17b is the sum of Poisson weighted Erlang cumulative distributions.
The first two moment3 of the distribution are
µ(∆VTH) = NT η
σ2(∆VTH) = 2NT η2
(3.19a)
(3.19b)
such that the variance of the total ∆VTH can be written as
σ2(∆VTH) = 2ηµ(∆VTH) (3.20)
giving a theoretical derived constant for the over-dispersion parameter K (Eq.
3.4) to equal exactly 2. The Compound Poisson-exponential distribution is
thus completely described by only two physically meaningful parameters, the
average number of charged defects N and the average defect impact η on the
VTH . Moreover, it has to be noted that the parameter η does not necessary equal
η0 as used in Eq. 3.4 that is calculated assuming a charge sheet approximation
for the defect impact. Since η0 is more a macroscopic quantity, it makes more
sense to parametrize the distribution from a defect-centric point of view and
use η instead.
3Using Blackwell–Girshick’s equation.
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Figure 3.4: Illustration on how the defect-centric Cumulative Distribution
Function of Eq. 3.17b (black) is the sum of Poisson scaled Erlang cumulative
distributions with different values of n. These Erlang contributions are
illustrated for n = 0..6 with an offset corresponding to their Poisson cumulative
probability.
This defect-centric approach is well established within the reliability community
because of its high predictive power in the extreme tail regions of NBTI
distributions as shown in Fig. 3.5. It has been verified experimentally, across
a wide variety of commercial and research grade technologies, from planar
architectures to FinFET, in bulk and SOI, from SiO2 and SiON gate oxides to
High-k Metal Gate (HK-MG) and for different channel material like Silicon and
III-V materials [88, 7, 124, 168, 89, 159, 49, 90].
84 BIAS TEMPERATURE INSTABILITY AS TIME-DEPENDENT VARIABILITY
(a) (b)
(c)
Figure 3.5: Published data on compound Poisson-Exponential observations.
(a) Experimental data of planar PMOS devices compared with the compound
Poisson-Exponential distribution for increasing numbers of occupied defects
N on a standard normal quantile (Probit) plot, replotted from [92]. (b)
Experimental data of planar FDSOI PMOS devices compared with the
compound Poisson-Exponential distribution (defect-centric) and compound
Skellam distribution, replotted from [7]. (c) Single fin 22nm tri-gate NBTI
distributions fitted with the compound Poisson-Exponential model, replotted
from [124].
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3.1.2.2 Probing further: heterogeneous gate stacks and PBTI
The above discussion was only limited to NBTI in the case of a Si/SiO2/gate
system. However, by the introduction of high-k metal gate stacks from the
45nm node onwards [15], PBTI was becoming a concern which was previously
not the case. Both the bulk HK and the IL-HK interface showed to contain
electron trapping sites responsible for PBTI [88, 160]. In contrast to NBTI,
PBTI in a HK/MG stack is then governed by two different defect distributions:
one originating from the bulk of the HK dielectric and the other from the HK/IL
interface [88, 160] as illustrated in Fig. 3.6. The further away from the channel,
the less impact a defect will have on ∆VTH [55]. Consequently, when analyzing
TDDS data, a bimodal distribution is found as shown in Fig. 3.7.
Figure 3.6: NMOS typically shows bimodal defect centric behaviour. For NMOS
the different components can be traced back to HK and IL/HK defects. PMOS
on the other hand shows unimodal SiO2 NBTI.
A first study on the PBTI total ∆VTH distribution, incorporating trapping
from both components was performed in [152] where a semi-analytical solution
was proposed based on the convolution of underlying statistics. Here the
defect population of the HK and the IL/HK are assumed to follow independent
Exponential-Poisson distributions. The total ∆VTH distribution is then a linear
combination of those random variables with an approximated CDF as
F (∆VTH) ≈
∫ ∆VTH
0
FHK(∆VTH − x,NHK , ηHK)
fIL/HK(∆VTH , NIL/HK , ηIL/HK)dx
(3.21)
where FHK is the CDF for the HK defects and fIL/HK the PDF for the IL/HK
defects with corresponding mean number of defects NHK and NIL/HK and
mean defect impact ηHK and ηIL/HK .
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(a) (b)
Figure 3.7: Step height distributions for PBTI extracted from relaxation
transients, show bimodal behavior. The different components can be traced
back to HK and IL/HK defects. (replotted from [88, 160])
3.2 Extending the defect centric framework to
PBTI
The defect-centric model for NBTI, which we can classify as a unimodel case, is
well established in the reliability community. However, a closed form analytical
formulation for a PBTI defect-centric distribution is not provided in the current
SotA, because it is characterized by two distinct η values attributed to trapping
in the HK and IL/HK interface (see Fig.3.6). This has, so far, led to the
exclusion of PBTI total ∆VTH distributions to be analyzed within the defect-
centric framework. In this section we will build upon the already established
framework and show that the unimodal defect-centric case is a special case of a
generalized defect-centric distribution, allowing us to fully describe both NBTI
and PBTI. The original work in this section has been published in the authored
work [168].
3.2.1 Generalized compound Poisson-Exponential distribution
The generalized defect-centric distribution describes the total ∆VTH for the
case where the single impact per defect can originate from multiple exponential
distributions, i.e. where multiple η values describe the impact distribution of a
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single defect. Then
∆VTH =
m∑
i=1
Ni∑
j=0
Sij (3.22)
where m is the number of defect populations, Ni is Poisson distributed and
Sij is exponentially distributed with mean ηj . In the following the cumulative
distribution function of the generalized compound Poisson-Exponential will be
derived. First, a formulation of the ∆VTH distribution for a fixed number of
defects will be derived. Subsequently, the total ∆VTH distribution for a Poisson
distributed number of defects is obtained.
Given a number of defects n, having an exponentially distributed impact Si,
with mean ηi,
Si ∼ Exp(ηi), (3.23)
the sum of these n independently distributed exponential random variables,
∆VTH =
n∑
i=i
Si (3.24)
is hypo-exponentially distributed [164] with the cumulative distribution function
given by
FS(∆VTH) = 1−αeS∆VTH1 (3.25)
Here eS∆VTH is the matrix exponential of S∆VTH written as
eX =
∞∑
k=0
1
k!X
k (3.26)
with α the starting state vector
α =
[
1 0 . . . 0
]
(3.27)
and S is the subgenerator matrix in the form
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S =

−η−11 η−11 0 . . . 0 0
0 −η−1i η−1i
. . . 0 0
... . . . . . . . . . . . .
...
0 0 . . . −η−1n−2 η−1n−2 0
0 0 . . . 0 −η−1n−1 η−1n−1
0 0 . . . 0 0 −η−1n

(3.28)
where there are n diagonal terms for η−1i . The size of matrix S will thus depend
on the number of defects and the entries on their corresponding mean impact
ηi.
Similar to the unimodal case, for a distributed number of defects, the CDF is
calculated as a weighted sum over all possible trap combinations,
F (∆VTH) =
∞∑
i=0
PDF (Si)FSi(∆VTH). (3.29)
where PDF (Si) is the probability density for the particular defect combination
defined by Si.
3.2.2 Bimodal compound Poisson-Exponential distribution
For a PBTI bimodal compound Poisson-Exponential distribution, applied to a
HK/MG stack, there are 2 different defect distributions: one originating from
the bulk HK and the other from the HK/IL such that Eq. 3.22 simplifies to
∆VTH =
N1i∑
i=0
S1i +
N2j∑
j=0
S2j (3.30)
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The number of defects in each material, N1i and N2j , will be Poisson distributed
such that for a given defect combination, the subgenerator matrix has the form:
S =

−η−11 η−11 0 . . . 0 0 0 0 0
0 −η−11 η−11
. . . 0 0 0 0 0
... . . . . . . . . . . . .
...
...
...
...
0 0 . . . −η−11 η−11
. . . 0 0 0
0 0 . . . . . . −η−12 η−12
. . . 0 0
...
...
...
... . . . . . . . . . . . .
...
0 0 0 0 0 . . . −η−12 η−12 0
0 0 0 0 0 . . . 0 −η−12 η−12
0 0 0 0 0 . . . 0 0 −η−12

(3.31)
where there are N1i and N2j diagonal terms for η−11 and η−12 , respectively.
The final defect-centric cumulative distribution is a Poisson weighted sum of all
possible defect combinations (see Eq. 3.29) as
FN1,N2,η1,η2(∆VTH) =
∞∑
n1=0
∞∑
n2=0
e−N1Nn11
n1!
e−N2Nn22
n2!
Fn1,n2,η1,η2(∆VTH)
(3.32)
where N1 and N2 are the mean number of defects for each population. Fig.
3.8 shows the bimodal compound Poisson-Exponential CDF for a high and low
number of defects. The unimodal compound Poisson-Exponential distributions
are asymptotes of the bimodal distribution for the left and right tail.
Using the properties of compound Poisson processes the mean and variance can
be written as:
µ∆VTH = η1N1 + η2N2
σ2∆VTH = 2η
2
1N1 + 2η22N2.
(3.33a)
(3.33b)
Fig. 3.9 shows that the bimodal compound Poisson-Exponential distribution
excellently describes the experimentally observed PBTI distribution, while a
unimodal distribution fails to properly describe the curvature of the tail. For
PBTI, the bimodal compound Poisson-Exponential fitting results in an excellent
separation of the two components. On the one hand, typically a high number of
defects are present having a low η (HK defects which have a centroid closer to
the channel), giving good agreement in the bulk of the distribution, i.e. left tail.
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(a)
(b)
Figure 3.8: (a) the Cumulative Distribution Function of the bimodal compound
Poisson-Exponential distribution for a high and low number of defects. The
unimodal compound Poisson-Exponential distributions for the same parameters
are plotted in dotted lines. They are asymptotes of the bimodal distribution
for the left and right tail. (b) The same distributions plotted on a standard
Normal quantile plot.
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Figure 3.9: A unimodal compound Poisson-Exponential distribution (green)
is unable to fit the measured PBTI, whereas a bimodal compound Poisson-
Exponential (red) can accurately capture the HK and IL/HK defects. The low
η (HK defects) gives good agreement in the bulk of the distribution and the
large η (IL/HK defects) gives a good agreement in the tail of the distribution.
(Data from [168])
On the other, a high η is present for a low number of defects (IL/HK traps with
a centroid further away from the channel), giving a good agreement in the right
tail of the distribution. Consequently, as shown in Fig. 3.10, multiple PBTI
distributions corresponding to different stress times can be described with a
single pair of ηHK and ηIL/HK . This allows to analyze the gate oxide electric
field, time and temperature acceleration of the different trap components as
will be shown later in Chapter4.
3.3 Incorporating relaxation and the origin of Pois-
son distributed defects
As discussed in 3.1.2.1 the compound Poisson-Exponential distribution has been
observed on a wide variety of commercial and research grade technologies.
Although the distribution has been reported for a wide range of stress
and relaxation times its dependency on stress and relaxation time has not
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Figure 3.10: By analyzing the whole measured distribution Eq. 3.32 accurately
fits the data allowing extraction of both trap components for PBTI [168].
been investigated so far. Here we will elaborate on the origins of the
Poisson distributed number defects and the “memoryless” behavior of the
BTI distribution with respect to time. The universality of the observations
made by several research groups shows that the compound Poisson-Exponential
distribution is independent of the characterization method applied. This in
turn hints to several characteristics of the defect-centric process, namely the
∆VTH distribution should be compound Poisson-Exponential:
• independent on the amount of relaxation time
• independent on the amount of stress time.
3.3.1 The ∆VTH distribution is compound Poisson-Exponential
independent on relaxation time
When measuring the ∆VTH there is always some relaxation involved and
∆VTH = ∆VTH,stress −∆VTH,relax. (3.34)
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Figure 3.11: Illustration of the stress and relaxation of BTI. At the end of the
stress phase a number of defects NC will be charged. During the relaxation
phase a number of defects ND will discharge, resulting in a remainder of charged
defects NR = NC −ND.
Therefore we should write the the defect-centric equation Eq. 3.12 as
∆VTH =
Nc∑
i=0
Si −
Nd∑
j=0
Si (3.35)
where Nc and Nd are the number of charged and discharged defects. Equation
3.35 is similar to Eq. 3.7, proposed by Rauch. et al. [135], however, with
two major differences. Firstly, at that time, the exact distribution of Si was
unknown and a Normal one was used for simplicity. We now understand the
distribution to be approximately Exponential. Secondly, Rauch assumed Nc
and Nd to be uncorrelated. However, causality dictates that Nd is a dependent
random variably on Nc since no more traps can discharge then are charged.
Thus the process Nd is conditionally dependent on the process Nc because
Nd ≤ Nc. (3.36)
In general, during the relaxation process we can state that
Nt+∆t ≤ Nt. (3.37)
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Now let Nr1 and Nr2 be the average number of remaining traps, charged at
time tr1 and tr2 due to a stress and relaxation process (Fig. 3.11) such that
Nr1 = Nc −Nd1
Nr2 = Nc −Nd2
(3.38a)
(3.38b)
which we can rewrite as
Nr1 = Nr2 +Nd12 (3.39)
where Nd12 = Nd2 −Nd1, the fraction of defects discharged between tr1 and tr2.
Since the ∆VTH distribution is observed to be compound Poisson-Exponential
at time tr1, Eq. 3.35 can be written as
∆VTH,tr1 =
Nr1∑
i=0
Si (3.40)
where Nr1 is observed to be Poisson distributed by measurement. Moreover,
since the same can be said about Nr2. Using equality 3.39, Raikov’s theorem4
then states that Nr2 and Nd12 must be independent and Poisson distributed
themselves. It can then readily be shown by mathematical induction that the
same holds for any combination of remaining NR and discharged defects ND
and we can make the following statements:
• The ∆VTH is compound Poisson-Exponential distributed, independent on
time
• The ∆VTH is independent on the previously discharged ∆VTH,relax
Combining Eqs. 3.40, 3.35 and 3.39 we can write the BTI defect-centric process
in one master set of equations as
Nc∑
i=0
Si =
Nr∑
i=0
Si +
Nd∑
j=0
Si
Nc = Nr +Nd
Nd ⊥ Nr
(3.41a)
(3.41b)
(3.41c)
where each term in Eq. 3.41a is compound Poisson-Exponential distributed.
Figure 3.12 shows the experimentally observed ∆VTH distribution for the
4Raikov’s theorem, named after Dmitry Raikov, states that if the sum of two independent
non-negative random variables X and Y has a Poisson distribution, then both X and Y
themselves must have the Poisson distribution.[128]
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Figure 3.12: The ∆VTH distribution for the C, D and R component of NBTI.
Each component is observed to follow the defect-centric distribution as given by
Eqs. 3.35 and 3.40. Observe the opposite shifts (negative values) that originate
due to RTN which will be discussed in section 3.4.
charged (C), discharged (D) and remaining (R) component of NBTI. Each
component is observed to follow the defect-centric distribution as given by Eqs.
3.35 and 3.40. Observe the opposite shifts (negative values) that originate due
to RTN which will be discussed in section 3.4. Additional confirmation is found
by examining the correlation between the D and R component as shown in Fig.
3.13. As hypothesized in Eq. 3.41, these components should be completely
uncorrelated which is suggested by the very low correlation coefficient found in
measurement.
3.3.2 The ∆VTH distribution is compound Poisson-Exponential
independent on stress time
In order to fully understand the origin of the compound Poisson-Exponential
distribution and its relation to time we answer the existential question of why
the number of charged defects are Poisson distributed? There are only two
ways of generating Poisson distributed variates:
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Figure 3.13: Scatter plot of the ∆VTH D and R component for visual inspection
of the correlation. The calculated correlation value ρ = −0.038 indicates an
insignificant correlation, further justifying our statements made in Eq. 3.41c.
• there is a pre-existing Poisson distributed defect population of which a fraction
gets charged independent on the underlying Poisson distribution
• there is a “memoryless” defect generating mechanism
These two mechanisms can also be referred to as “charging of defects already
present in the oxide due to fabrication” and “charged defects created under
stress conditions” and will be discussed in the following. The total number of
defects can be a combination of the two as
N = Nx,fab +Ngen (3.42)
where x denotes the fraction of fabricated defects charged (total number of
fabricated defect equals Nfab) and Ngen is the number of generated defects.
3.3.2.1 Charging of pre-existing defects
In this section we will focus on the pre-existing or as-fabricated defect. These
traps are assumed to be Poisson distributed as
Nfab ∼ Poiss. (3.43)
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This is a valid assumption since the Poisson distribution is an approximation
of the binomial distribution that describes the probability of finding a given
number of defects within a fixed volume if (a) that probability is small and
(b) the probability is independent in space5. If the process of the defects
getting charged is governed by a Markov process, each defect has an associated
stochastic capture time τc which is independent from the amount of defects.
The process of charging the defects is thus a random sampling of the original
population. With more stress time, more samples are taken but are always
random and independent. Therefore, at any given stress time the number of
charged defects will always be Poisson distributed
Nx,fab ∼ Poiss. (3.44)
Furthermore, this is independent from the kinetic charging process taking place
as long as that process is sampling the original Poisson distribution randomly.
This moreover implies that the fraction of defects getting charged Nc12 is
independent from the previous already charged number of defects Nc1 such that
Nc2 = Nc1 +Nc12
Nc1 ⊥ Nc12,
(3.45a)
(3.45b)
which is an similar expression as the one found for the relaxation in Eq. 3.41.
3.3.2.2 Creating defects
Now we focus on the number of generated defects. Since the number of observed
defects is Poisson distributed, the number of generated charged defects should
also be Poisson distributed by Eqs. 3.42 and 3.44. The generation process of
defects should therefore result in a Poisson distributed number of defects at any
fixed point in time.
The only known process for creating Poisson distributed numbers is that of a
memoryless process where the inter-arrival times are exponentially distributed.
These exponentially distributed inter-arrival times originate from the property
that the probability of a defect being created is independent of time. This is
a process in which events occur continuously and independently at a constant
average rate. For every t > 0 the number of defects created in the time interval
[0, t] follows the Poisson distribution with mean λt, if and only if the sequence
of inter-arrival times are independent and identically distributed exponential
random variables having mean 1/λ. This can be a valid generating process but
5Also referred to as the “Poisson limit theorem” or “law of rare events”
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has implications on the mean and variance of the total distribution. Firstly the
mean number of generated defects will increase linear in time and secondly so
does the variance
µ(N) = λt
σ2(N) = λt
(3.46a)
(3.46b)
such that
µ(∆VTH) = Rηt (3.47)
where R = λ is the defect generating rate in s−1 and η the mean defect
impact. The time dependence of NBTI and PBTI however has been shown to
approximately follow a power-law with respect to time
µ(∆VTH) ≈ Atn (3.48)
with n the time exponent having a value of ∼ 0.16 and ∼ 0.3 for respectively
NBTI and PBTI. Consequently, if the generating process is occurring it will
generate defects according to a power-law with a time exponent equal to 1. This
will be in stark contrast to the observed power-law slopes for both NBTI and
PBTI as illustrated in Fig. 3.14. No evidence in literature was found showing
such behavior nor was it observed in own conducted experiments. This leads to
the assumption that BTI is caused by the charging of Poisson distributed pre-
existing defects or at least an equivalent process that involves Poisson distributed
precursors.
3.4 Defect-centric RTN modeling
Random Telegraph Noise (RTN), arguably caused by the same defect-centric
mechanism as BTI, will manifest itself as an opposite VTH shift which can
also be observed when measuring BTI (i.e. as a positive NBTI or negative
PBTI shift). This ‘opposite’ tail has independently been observed in various
works [135, 7, 124] but it has not been investigated so far: here we show that it
contains relevant information about the distribution of defect properties.
RTN can be described by the same set of statistical equations as BTI but
distinguishes itself as being a process in equilibrium, and BTI is considered
a process that is out of equilibrium. Looking at the impact of degradation
mechanisms, one typically compares the performance of the transistor after
some time to a reference case, which we have named the time-zero (t0), i.e.
pristine or pre-stress case. Considering BTI, one can say there is a ∆VTH shift
of the transistor at time t compared to the reference case. This ∆VTH is the
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Figure 3.14: Illustration on how a defect generating mechanism would be
observed in the time dependence of the mean ∆VTH . A quick onset would be
observed due to the linear increase of defects with time, i.e. a power-law slope
equal to 1. The magnitude of the defect generating rate R (chosen arbitrary
here) will shift the curve with respect to time.
result of uncharged states at time-zero being charged during time t. Considering
RTN, one cannot speak about a reference case for RTN, since at time-zero
defects can be charged or discharged. Consequently when comparing the RTN
at t0 with that at time t, defects can become charged, seen as a positive ∆VTH
shift, and defects can discharge, seen as a negative ∆VTH shift.
3.4.1 Unconditional RTN events
We will first focus on the unconditional case for observing RTN events. This
means that when we observe RTN on two different point in time t1 and t2 the
observations are assumed to be uncorrelated. Then the unconditional probability
for observing an occupied trap (occ = 1) or an unoccupied trap (occ = 0) at
any point in time reads:
Pocc=1 =
τe
τe + τc
(3.49)
Pocc=0 =
τc
τe + τc
. (3.50)
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The probability of having a positive or negative shift is then equal and given by:
P+shift,∆t = P0→1,∆t = Pocc=0,t1Pocc=1,t2 =
τeτc
(τe + τe)2
. (3.51)
P−shift,∆t = P1→0,∆t = Pocc=1,t1Pocc=0,t2 =
τeτc
(τe + τe)2
. (3.52)
where, ∆t is the time difference t2 − t1.
Zero values can also be observed when the state of the defect is unchanged
between both measurement times
P0shift =
τ2e
(τe + τe)2
+ τ
2
c
(τe + τe)2
(3.53)
such that we can write the equality
P+shift + P−shift + P0shift = 1. (3.54)
The ∆VTH for measured RTN is then given by
∆VTH,∆t = ∆VTH,t2 −∆VTH,t1 , (3.55)
where ∆VTH,t1 and ∆VTH,t2 are the values measured at t1 and t2 respectively.
Since the occupation of defect states is described by a Markov process (a process
without memory), the two ∆VTH samples at t0 and t are independently drawn
values from the same distribution, described by Exponential-Poisson statistics
such that
∆VTH,∆t =
Nc(∆t)∑
i=0
Si −
Nd(∆t)∑
j=0
∆Si, (3.56)
whereNc is the number of defects charging between time t2−t1 = ∆t, andNd the
number of defects discharging. For RTN, following Eqs. 3.51 and 3.52, we can
state that the number of traps charging and discharging is equal, Nc = Nd = N
and that the impacts Si and Sj are equally exponentially distributed around
mean η. Therefore, the probability density function for the RTN can then be
obtained by means of convoluting two defect centric distributions as
fRTN (∆VTH) = fN,η(−∆VTH) ∗ fN,η(∆VTH). (3.57)
If however the number of switching traps between t and t0 is small such that the
positive or negative RTN values are almost entirely caused by a single switching
trap, both tails can be described by an Exponential-Poisson density function.
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Figure 3.15: A Monte Carlo simulation of the RTN ∆VTH distribution. The
RTN ∆VTH distribution (yellow) is a convolution of two equal Exponential-
Poisson distributions having opposite sign (blue and red). When the number of
switching traps is sufficiently small the tails of the combined RTN distribution
can be approximated by an Exponential-Poisson probability density function.
The ∆VTH probability density function can then be approximated by
fRTN (∆VTH) =fN,η(−∆VTH) ∆VTH < 0
1− 2e−N (∆VTH) ∆VTH = 0
fN,η(∆VTH) ∆VTH > 0,
(3.58)
where 1 − 2e−N (∆VTH) accounts for the zero values observed for no traps
changing their state between t and t0. Figure 3.15 illustrates how the different
fractions of positive and negative ∆VTH combine to form a total ∆VTH RTN
distribution.
Using the properties of compound Poisson processes we can write the variance
for the ∆VTH,RTN of Eq. 3.56 as
σ2(∆VTH) = 2η2(Nc) + 2η2(Nd) = 4η2N (3.59)
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3.4.2 Conditional RTN events
In reality, when measuring RTN on two different point in time t1 and t2, the
observations are not uncorrelated as discussed in the previous subsection. When
a defect is charged or discharged at t1, the probability of that defect getting
discharged or charged depends on its emission and capture time constant
respectively. The conditional probability for capturing a carrier when the
occupancy is zero and emitting a carrier when the occupancy equals 1 reads
Pcapture,occ=0 =
τe
τe + τc
(1− e−∆t( 1τe+ 1τc )) (3.60)
Pemission,occ=1 = 1− τe
τe + τc
(1− e−∆t( 1τe+ 1τc ))− e−∆t( 1τe+ 1τc ), (3.61)
where τe and τc are the defect time constants. After some rewriting, the
probability for observing an RTN event between 2 consecutive measurement
points with time t apart equals
PRTN = P0→1 + P1→0 = 2
τeτc
(τe + τc)2
(1− e−∆t( 1τe+ 1τc )). (3.62)
The probability increases for larger ∆t and saturates to a value
PRTN,∆t=∞ = 2
τeτc
(τe + τc)2
= 2Pocc=1Pocc=0 (3.63)
which corresponds to the probability of observing an RTN event unconditionally
given by Eqs. 3.51 and 3.52. Eq. 3.56 still holds for conditional RTN events
but there is a correlation of Nc and Nd with ∆t. This will be reflected in the
variance as well which we can express mathematically using a covariance as
σ2(∆VTH,t2−t1) = σ2(∆VTH,t1 −∆VTH,t2)
= σ2(∆VTH,t1) + σ2(∆VTH,t2)− 2Cov(∆VTH,t1 ,∆VTH,t2)
(3.64)
Since the RTN is a wide-sense stationary process6, σ2(∆VTH,t1) = σ2(∆VTH,t2)
and we can rewrite as
σ2(∆VTH,∆t) = (1−R(∆t))2σ2(∆VTH) (3.65)
6A wide-sense stationary process is a stochastic process whose joint probability distribution
does not change when shifted in time
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Figure 3.16: Change in the autocorrelation as function of time-difference between
two measurement points. For long time differences, higher variance of RTN will
become apparent which will eventually saturate to a fixed value.
where R(∆t) is the autocorrelation function given as
R(∆t) = Cov(∆VTH,t1 ,∆VTH,t2)
σ2(∆VTH)
(3.66)
and σ2(∆VTH) is the unconditional RTN variance given by Eq. 3.59. Analyzing
Eq. 3.65 we can state that the autocorrelation has a value of 1 for t = 0 and
converges to 0 for t =∞ which is also evident from Eq. 3.63. This means that
the bigger the time-difference between two measurement points the higher the
variance of RTN will become and will eventually saturate to a fixed value as
illustrated in Fig. 3.16.
3.5 Multivariate model for combined RTN and BTI
To describe the final measured ∆VTH distribution, a multivariate model is
created by combining Eqs. 3.32 and 3.57, convoluting the probability density
function of the RTN and BTI as
f(∆VTH) = fBTI(∆VTH) ∗ fRTN (∆VTH) (3.67)
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Figure 3.17: One pair of η can fit PBTI for various stress times. Moreover, by
attributing a certain fraction of traps to RTN (with the same η parameters) the
opposite tail can be fitted as well using the bimodal defect-centric distribution.
When also describing the RTN tails with a bimodal defect centric distribution,
the multivariate model has 6 parameters: the average impacts per trap η1 , η2,
the number of occupied BTI traps NBTI,1 , NBTI,2 and the number of switching
RTN traps NRTN,1 and NRTN,2.
Shown in 3.17 are multiple PBTI distributions corresponding to different stress
times which can be described with a single pair of ηHK and ηIL/HK . The
average number of charged BTI defects is given by NBTI,HK and NBTI,IL/HK
for the bulk HK and IL/HK traps respectively. For these two components the η
values, ηHK and ηIL/HK , were found to equal 0.77mV and 3.6mV respectively.
The number of switching RTN traps NRTN,HK and NRTN,IL/HK for the bulk
HK and IL/HK traps respectively, were found to be independent on stress time.
Moreover, they showed to have identical η values as the BTI.
3.6 Summary
In this Chapter a comprehensive overview on State-of-the-Art BTI distribution
models has been given, of which the Exponential-Poisson model is considered
the leading in the field. Following, a more advanced and extended description of
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Exponential-Poisson BTI has been given in resulting in three main contributions
to the State-of-the-Art [168].
Firstly, the already established compound Poisson-Exponential distribution
for NBTI, was shown to be a special case of a generalized compound Poisson-
Exponential distribution. In detail, an analytical description was derived with
special attention to the bimodal case needed for PBTI in HK/MG oxide stacks.
This generalized framework allows to fully describe both (unimodal) NBTI
and (bimodal) PBTI distributions with great accuracy in the extreme tail
regions. Consequently, the bimodal compound Poisson-Exponential distribution
excellently describes the experimentally observed PBTI distribution, while
a unimodal distribution fails to properly describe the curvature of the tail.
Secondly, using the memoryless properties of Poisson statistics, it was shown that
the relaxed fraction ∆VTH,relax also obeys defect-centric statistics and moreover
is independent from the final ∆VTH . Finally, the observed opposite ∆VTH tail in
BTI measurement data was shown to be originating from RTN. Moreover, from
it, relevant information about the distribution of defect properties, such asN and
η can be obtained, previously neglected. A complete physics-based defect-centric
model is used to describe combined BTI and RTN. The analytical formulation
describing the statistics of the defect characteristics, and the resulting total
∆VTH will serve as a basis for original reliability data analysis and simulations
presented further in this Thesis.

Chapter 4
Characterization of BTI and
RTN time-dependent
variability
Reliability measurement data are imperative for reliability engineering from a
research point to verify models and, moreover, to calibrate model parameters.
Also from a pragmatic point of view, these data provide absolute figures
needed for technology benchmarking. Section 4.1 will first introduce standard
State-of-the-Art (SotA) techniques and devices for measuring time-0 and time-
dependent variability, from single individual devices to large scale transistor
arrays of identical devices. The utilization of test structures is imperative
for characterizing device time-0 variability. However, the characterization
of degradation induced time-dependent variability requires a more dedicated
design and specific measurement methodologies which is highlighted in section
4.2. Section 4.3 will present the measured data on BTI and RTN of this
work using a 32k addressable array introduced in [32]. Section 4.4 presents
the characterization of SRAM bit cell arrays designed and fabricated in this
work. This chapter focuses on the characterization of the BTI induced intra-die
variability as is is most relevant for SRAM bit-cell arrays and determines the
array yield of large scale memories and regular circuit structures. The original
work presented in this chapter has in part been published in the authored
works of [168, 171, 169] and in the co-authored work of [126] in addition to
unpublished work.
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4.1 State-of-the-Art measurement techniques and
test structures
In this section a summary of the State-of-the-Art measurement techniques and
test structures, most relevant for BTI induced ∆VTH variability, is given.
4.1.1 Measurement techniques
BTI induced degradation will start to relax at the instant the stress is removed
from the device. It is therefore crucial to take in consideration this relaxation
when characterizing BTI. Two main techniques have been proposed in literature
to cope with the relaxation behavior of BTI. A first approach is the so-
called Measure-Stress-Measure (MSM) approach that aims to understand the
relaxation behavior. The second approach is the so-called On-The-Fly (OTF)
approach which aims to monitor the degradation directly during stress without
any relaxation. In the following subsection an overview of these two techniques
and variants thereof is given.
4.1.1.1 Measure-stress-measure techniques
The MSM technique was introduced as a first attempt to reduce the delay
between stress and measurement [87]. It first involves characterizing the device
(measure), secondly stressing the device (stress), and finally characterizing the
device after stress (measure again). Figure 4.1 shows a typical MSM sequence.
Initial ID-VG curves are measured using a low drain bias (typically VDS=50mV)
while the gate bias VGS is swept up to VTH in order not to pre-stress the device.
After the initial ID-VG measurement, a stress is applied by increasing the gate
bias to Vstress. Finally a single current measurement is performed for VG ≈ VTH .
Based on the measured final current and the initial ID-VG, an estimate can be
made on the ∆VTH . By combining the data obtained after different stress times
and voltages a first order empirical model can be made as shown in Fig. 4.2.
The advantage of this technique is that measuring a single current point is
much faster than going through an entire ID-VG sweep. Moreover, measuring
at a low gate voltage allows for an exponential sensitivity on the ∆VTH and
keeps further degradation during measurements at a minimum. A drawback
of the technique is the unknown about the relaxation that occurs between the
removal of stress and the actual measurement. Delays are in the order of 10µs
to 1ms for typical off-the-shelve tools. Faster data acquisition can be obtained
using dedicated custom-build circuitry as shown in [137], see Fig. 4.3. Here an
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(a)
(b)
Figure 4.1: (a) MSM sequence comprising of an initial ID-VG sweep without
stressing the device followed by a stress window and final characterization at
VG = VTH . (b) ID-VG characteristic of a pristine (black) and degraded (red)
device. Measuring around VTH result in high measuring sensitivity and reduces
stress to a minimum.
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(a)
(b)
Figure 4.2: (a) MSM sequence comprising of multiple geometrical increasing
stress times (b) ∆VTH data extracted from MSM measurements performed on
a 40nm technology for different stress times and gate stress voltages. A simple
power-law model is used to fit the data.
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Figure 4.3: Experimental setup for ultra-fast BTI measurement. When the
switches are closed in the stress position a variable gate bias can be applied to
the device under test (DUT). When switched to the measure position the current
at threshold is applied on the source of the device using a variable set point.
Due to the op-amp configuration, the gate of the DUT will quickly stabilize to
the threshold bias and can be readily monitored using data acquisition systems.
Replotted from [137].
op-amp is used to control the gate voltage of the device by forcing a reference
current through the device. The output of the op-amp is then monitored using
an oscilloscope or a fast data acquisition system. With this setup measurement
delays are reduced down to 1µs.
An improvement on the MSM technique is the so-called extended-MSM (eMSM)
technique [93] which records relaxation trends after each stress cycle as shown
in Fig. 4.4. The rate of relaxation and shape of the curves contains information
that allows back-extrapolating the actual ∆VTH after the removal of stress.
The MSM or eMSM technique illustrated in Figs. 4.1 and 4.2 can additionally
be applied to small (minimum) sized devices and allows to characterize
• the emission time τe
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Figure 4.4: (a) A set of long relaxation trends measured after stress phases
of increased duration. Data was measured on custom designed and fabricated
DUTs in a 40nm technology node the change in curvature of the relaxation
trend from low to high stress times.
• the ∆VTH or ∆ID impact
of each defect that discharges during the measurement. A typical result of the
eMSM sequence obtained on a single device is shown in Fig.4.5. NBTI relaxation
transients for different stress times can be analyzed to extract step-height and
emission times of individual defects. Using MSM on single minimum sized
devices has allowed to identify the exponential distribution of the individual
step-heights as shown in Fig. 4.6.
A derived technique, specifically adapted for characterizing individual defect
properties is the so-called Time-Dependent-Defect-Spectroscopy (TDDS)
technique. TDDS is very similar to MSM with the difference that the device is
repeatedly stressed for the same amount of time and their recovery traces are
subsequently recorded. The recovery traces are then analyzed by collecting the
step height (∆VTH) and emission times of each emission event as illustrated in
Fig. 2.37 By binning the step height and emission times in a 2D histogram, an
individual "fingerprint" is created for each device characterizing all active defects.
TDDS then allows to track the behavior of individual defects, under changing
gate bias (both stress and recovery) and temperature conditions leading to some
crucial understanding of BTI.
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(a) (b)
Figure 4.5: (a) A typical result of the eMSM sequence obtained on a single
device: 7 NBTI relaxation transients following stress for the indicated times.
Steps of varying heights due to single discharge events are clearly visible. (b)
Step heights and the corresponding relaxation (emission) times for individual
defects extracted from (a). Replotted from [92].
(a) (b)
Figure 4.6: (a) Histograms of NBTI transient step heights for 72 devices show
a clear exponential distribution. (b) CDF of the tstress = 1900 s data in (a)
shown in a Weibull plot confirms the exponential distribution (i.e., Weibull with
shape factor β = 1). Replotted from [92].
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4.1.1.2 On-the-fly techniques
On-The-Fly measurement techniques aim to electrically characterize the device
during stress, eliminating relaxation and therefore assessing the full degradation
[42]. In this technique the gate bias is maintained during the entire measurement.
Periodically, a small drain bias is applied to measure the linear drain current
without any relaxation. The basic measurement scheme is illustrated in Fig.
4.7. Although this technique excludes any relaxation it suffers from several
drawbacks.
In principal only a shift in linear drain current can be observed which can
be originated from a ∆VTH or ∆gm due to mobility degradation. It will not be
possible to decouple this using a single measurement point. However, in order
to decouple the ∆VTH and ∆gm an improvement on the OTF was introduced
in [78]. It consist of applying a small perturbation VG,sense on the gate bias
during measurement which allows to assess the transconductance of the device
according to the fact that
gm =
∂ID,lin
∂VG
≈ ∆ID,lin∆VG,sense .
(4.1)
An additional issue is that the incapability of assessing the full degradation is
not entirely resolved using the OTF technique. Using MSM this incapability
was due to a ‘relaxation problem’ when measuring the degradation. Now this
has shifted to a ‘stress problem’ when trying to characterize the pristine device
under the same conditions, which is needed to assess the absolute degradation.
Thus, by default, characterizing a device during stress implies that the device
cannot be characterized in a pristine way. The ID,0 reference current will thus
already be degraded such that the degradation measured as ID,lin − ID,lin0 will
not equal the full degradation.
In a similar fashion the OTF technique can be used on single minimum sized
devices to extract e.g. the capture times of individual defects during stress
condition (the emission times can be extracted using a MSM technique) or RTN
under a non-stress condition. For RTN under the non-stress condition the drain
current can show random fluctuations with are caused by the charging and
discharging of defects as shown in Fig. 4.8. Contrary to MSM there is no stress
or relaxation phase, and the capture and emission times are recorded for the
same gate bias. In MSM the capture times are recorded for the stress bias and
the emission times are recorded for the relaxation bias. To record defect RTN
both the capture and emission times need the be roughly of the same order
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(a) (b)
Figure 4.7: OTF technique. (a) A constant gate bias is maintained during the
entire measurement while periodically a small drain bias is applied to measure
the linear drain current without any relaxation. (b) The ID,lin degradation as
function of stress time. Replotted from [78].
Figure 4.8: NMOS RTN drain current traces for different gate biases. For
higher gate voltage the capture time decreases and the emission time increases,
indicative from the traces.
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of magnitude and be within the measurement window. Consequently, RTN
measurements typically allows to characterize fewer defects than MSM.
4.1.2 Dedicated reliability test structures
Reliability characterization is mostly done by the foundry during the pre-
production phase as part of the standard technology qualification. The
structures used for technology qualification are typically single devices which are
characterized at wafer-level. However due to the increasing stochastic nature
of, and reducing design margin for degradation mechanisms (as a result of
technology scaling) more and more devices are being characterized by fab-less
companies and research institutes using dedicated variability test structures.
4.1.2.1 Standard Wafer-Level-Reliability characterization
To accurately characterize degradation mechanisms it is of great importance to
have optimal control over the stress conditions such as the gate stress voltage
(BTI and RTN) or drain current stress (HCI). Moreover, when dealing with
relaxation encountered in BTI, minimizing the measurement delay after the
removal of stress is essential. Therefore, conventionally, degradation mechanisms
were measured using single devices in order to have full control over the stress
conditions and exclude external influences or limitations imposed by circuits.
Single large devices are typically used to characterize the average (mean)
behavior of the degradation mechanism effectively benchmarking the overall
mean behavior for a given technology.
Figure 4.9 shows a simple bond-pad layout for single devices used for Wafer-
Level-Reliability (WLR) characterization. These are contacted using probe
needles using a wafer level prober. The structures are well suited for MSM
and eMSM measurement techniques for CET map construction giving high
signal-to-noise due to the low contact resistance.
4.1.2.2 Arrays of devices
When characterizing multiple minimum sized devices, the stochastic nature of
the BTI imposes measuring multiple instances of the same device in order to
build the statistics. Therefore, it is needed to jump between device structures
which can be accompanied by several measurement issues such as different
contact resistance, losing electrical contact and alignment problems to name a
few. This increased measurement overhead combined with the recent advances
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(a) (b)
Figure 4.9: Simple bondpad layout for single devices which are contacted using
probe needles on a wafer level prober. (a) All 4 transistor terminals are routed
to contact pads allowing for optimal DUT control.(b) Arrays of devices having
a shared source and drain connection allows for more devices to be placed on
the pad module.
in characterizing degradation as time-dependent variability have enabled the
utilization of dedicated test structures such as variability matrices [96] or large
scale addressable arrays [32, 16]. Figure 4.10 depicts a dedicated architecture
for NBTI measurements. In this particular architecture the DUTs are laid
out in addressable rows and columns. Moreover the DUTs are surrounded by
switches controlled by programmable logic such that, while characterizing a
particular device, it is possible to simultaneously stress all other devices. This
parallel stressing greatly reduces the overall measurement time for measuring
several thousand devices.
These large scale arrays can collect vast amounts of statistical data but this
comes at some expense of DUT control. By configuring devices into a matrix or
array like structure, parallel stressing of DUTs results in relaxation differences
when subsequently trying to measure out the devices one-by-one. Also the
leakage, resistance and noise from peripheral circuitry like decoders and switches
can interfere with the measurement. In addition, using SotA standard variability
arrays are not equipped to cope with the high gate and drain biases needed for
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(a) (b)
Figure 4.10: The block diagrams of (a) a DUT block and (b) BTI array. The
BTI array is composed of the DUT blocks and peripheral circuits such as a
sample-hold circuit and an address decoder. A single array contains 3996 DUTs
in total. Replotted from [16]
degradation purposes.
4.1.3 Conclusion of State-of-the-Art
This section has given a brief overview on the SotA techniques and devices for
characterizing degradation induced time-dependent variability. Investigation
of this time dependent variability at individual trap level with single device
measurement approaches developed in academic literature, is however not
always feasible in production environments. Therefore nFET and pFET
time-dependent variability, in addition to standard time-zero variability, can
additionally be characterized and projected using a series of measurements on a
large test element group. The utilization of these test structures has become
common practice for characterizing device time-0 variability. However, the
characterization of degradation induced time-dependent variability requires a
more dedicated design and specific measurement methodologies lacking in the
current SotA.
4.2 Array design for reliability characterization
This section will handle design and characterization techniques specifically
adapted for reliability characterization of large scale transistor arrays. The
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layout optimization for maximizing the number of DUTs is handled for variability
matrices and large scale addressable arrays. Implications of DUT configuration
and decoder topologies on the measurement are also handled.
4.2.1 DUT configuration
This subsection will outline some common solution to maximize the number of
DUTs given a particular design and probe-pad/pin restriction.
4.2.1.1 Variability matrix
A m× n variability matrix is a relatively simple structure where the devices
under test are laid out in m rows and n columns. Each row has common drain
connections and each column has common gate connections. Typically the
bulk connections are common and the source connections are common as well.
Figure 4.11 shows the basic structure of a variability matrix where the number
of devices equals:
Ndevices = mn (4.2)
where n is the number of common gate columns and m the number of common
drain rows. The number of devices, for a minimum of drain and gate lines, is
maximized for m = n. When high drain currents need to be measured or high
resistance is present in the rows and/or contacts, extra Kelvin sense pads can
be used. The number of contact pads, using Kelvin sense pads equals
Npads = 1 + (2m+ n) = 4
√
Ndevices
2 + 1 (4.3)
where, one pad is assigned to a common source/bulk connection. The number
of pads quickly reaches its limitation making these variability matrices only
suitable for a device set in the order of ∼ 100.
4.2.1.2 Addressable variability arrays
In order to increase the contact pad efficiency, column and row decoding can
be used making an addressable array as shown in Fig. 4.12. Using decoders,
the number of contact pads is effectively reduced to one contact pad for the
drain and gate connections. Additional contact pads are nonetheless needed for
addressing, but the overall pad utilization is much more efficient compared to
the simple variability matrix. The number of contact pads now reads:
120 CHARACTERIZATION OF BTI AND RTN TIME-DEPENDENT VARIABILITY
Figure 4.11: Typical transistor matrix. DUTs are laid out in common drain
columns and common gate rows. Kelvin sensing can be used to assure accurate
voltages on the drain terminals of each device.
Npads = log2(Ndevices) +Nadd (4.4)
and the number of devices given a pad constraint reads:
Ndevices = 2(Npads−Nadd) (4.5)
where the Nadd accounts for additional pads like the drain, gate, source and
bulk connection of the DUT and the supply connection VDD and VDD of the
periphery. Taking a typical pad module utilizing 24 pads it is possible to
implement over 524k transistors laid out in 1024 rows and 512 columns. Using
this high number of columns (n) and rows (m) does pose limitations since the
leakage current of unselected devices can dominate the DUT drain current. For
this reason it is good practice to provide a connection to allows a VG,off voltage
to bias the gate of all unselected devices. This VG,off can then be used to bias
the unselected devices into deep sub-threshold. Fig. 4.12 depicts various leakage
contributions which can pose severe restrictions on the number of devices that
can be implemented in such an array.
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Figure 4.12: Typical addressable transistor array. DUTs are laid out in common
drain rows and common gate columns. Kelvin sensing can be used to assure
accurate voltages on the drain terminals of each device. Additionally, a VG,off
can be applied to unselected devices to minimize leakage current.
As discussed in section 4.1.1.1, characterization is usually done around VG,meas =
VTH such that the following relationship holds for (sub)threshold operation:
log(Imeas)− log(Ioff ) = VG,meas − VG,off
SS
, (4.6)
where, SS is the device sub-threshold swing, VG,meas the measuring voltage,
VG,off is the gate voltage of the unselected devices. We want to keep the leakage
current of the n− 1 row devices at a certain error margin (err) of the measured
DUT current:
(n− 1)Ileak = errImeas, (4.7)
resulting in the following relationship:
n = err10
(
VG,meas−VG,off
SS
)
+ 1. (4.8)
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In order to have high measurement resolution it is necessary to have capabilities
of applying a VG,off voltage to the unselected devices to reduce their sub-
threshold leakage current. The sub-threshold slope SS of the technology also
defines the maximum number of common drain connected devices. It has to
be noted that the VG,off cannot be used indefinitely in order to suppress the
leakage current for two reasons. Firstly, there is a finite leakage current of the
devices, i.e. VG,off at some point won’t help at lowering the leakage current
and could actually even increase due to Gate Induced Drain Leakage (GIDL) .
Secondly, a high negative VG,off will result in additional leakage and stress in
the gate decoder (see also the following subsection on decoders).
As shown in the next subsection, running the DUT drain current through a
decoder will have the adverse effect of having added resistance and additional
leakage. When designing an array for e.g. HCI characterization, very high
drain currents need to be applied to the devices. Therefore it is more useful to
use a hybrid design where only the gate connection of the DUTs are encoded
as shown in Fig. 4.13. The common drain connections are routed directly to
contact pads for minimum series resistance.
The number of devices in a hybrid design then reads:
Ndevices = mn
Npads = Nadd +m+ log2(n)
(4.9)
where the Nadd accounts for additional pads like the drain, gate, source and
bulk connection of the DUT and the supply connection VDD and VDD of the
periphery.
4.2.2 Design for ideal DUT control
Measuring BTI or HCI involves applying either a high gate bias and/or drain bias
to the DUTs. Consequently, when accessing through large decoders, accurately
applying biases can prove difficult due to series resistance or periphery leakage
currents. To circumvent these issues the addressable array of [32] shown in
Fig. 4.21 uses two connections for each drain terminal using two copies of
the row decoder, allowing for Force and Sense measurements (Kelvin sensing).
Additionally, a voltage VG,off can be applied to the unselected devices to
minimize sub-threshold leakage. Leakage suppression and Kelvin sensing can
be taken one step further by adopting the approach shown in Fig. 4.14. In
this topology, Kelvin sense pads are used to assure accurate voltages on both
the gate and drain terminals of each DUT. Furthermore, leakage suppression
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Figure 4.13: Hybrid addressable transistor array for HCI characterization. DUTs
are laid out in common drain rows and common gate columns where a VG,offcan
be applied to unselected devices to minimize leakage current. Only the gate
connections are encoded while the common drain connection are routed directly
to contact pads for minimum series resistance.
can be implemented from both the drain and gate terminal. Adding leakage
suppression capability to the drain terminal is necessary for HCI measurements
which are typically performed at high drain biases.
4.2.3 Decoder topologies
Discussing all possible decoder topologies is beyond the scope of this work.
However since additional leakage current can originate from the decoder
periphery as well, we will describe some typical cases where design for leakage
reduction is necessary. We will discuss two different decoders: a tree-decoder
and a full CMOS decoder. It is noted that it is common practice to mainly use
thick oxide or IO devices in the decoder structures for added robustness against
degradation.
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Figure 4.14: Ideal DUT arrangement and accessing. Kelvin sense pads are
used to assure accurate voltages on the gate and drain terminals of each device.
Gate-off biases can be applied to both gate and drain terminals. (Courtesy of
Marko Simicic)
4.2.3.1 Tree-decoder
A tree decoder is a fairly simple structure where the drain and gate bias passes
through several layers of switches depending on the depth of the encoding.
Consequently, the series resistance increases linear with the amount of address
bits or base 2 logarithmically with the number of devices to encode. The
array of [32] uses a tree decoder with the switches implemented using IO pass-
gate transistors, as shown in Fig. 4.15. To compensate for the added series
resistance a force and sense drain connection is used to allow Kelvin sensing.
This configuration, initially designed for time-0 variability characterization, was
used in this work for BTI reliability characterization which revealed several
drawbacks of the design.
Using pass-gates can severely restrict both the gate and drain stress needed for
BTI and HCI characterization. Firstly, the gate bias going to the DUTs cannot
be pulled properly to VDD due to the pinch-off of the pass-gates. This pinch-off
occurs when the current though the pass transistor is squeezed by the lowered
VGS making the pass-gate enter sub-threshold regime. An initial remark might
be that the pass-transistors for the gates don’t need to deliver much current
since the gate-leakage of the DUTs is expected to be low. Although this might
be the case, non-negligible leakage is originating from all other pass-transistor
devices connected to each-other within the decoder itself, as illustrated in Fig.
4.16. As a result, the maximum gate bias that can be applied to the DUTs
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(a)
(b)
Figure 4.15: (a) block diagram and schematic view of the analog 2:1 mux unit
cell with truth table. (b) One-hot Decoder/Mux Assembly using a tree-like
decoder. Mux cells are tiled to create required address space. Decoding is
implemented by permuting the mux input connections to the previous level. In
the gate decoder H and L voltages are VG and VG,off .
equals VG,max ≈ VDD,IO − VTH,IO. Moreover, the problem aggravates when
applying more negative VG,off bias. It is noted that the reason for using pass-
gates in this design was due to area constraints which allowed to fit the design
within a wafer scribe-line. Moreover, the design was originally targeted for
characterization under nominal conditions. Using the standard 1.8V IO voltage
as VDD, a maximum gate bias of ≈ 1.4V would be more than adequate. Using
transmission gate (NMOS and PMOS in parallel) would allow to circumvent
the pinch-off issue at the expense of increased decoder area.
Also on the drain side the maximum stress is restricted to VD,max ≈ VDD,IO −
VTH,IO. Moreover, when using a Force and Sense scheme, the high resistivity of
the decoder will increase the Force voltage significantly. If not treated properly,
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Figure 4.16: Schematic view of a 4 level deep tree decoder using the assembly
of Fig. 4.15. Leakage paths through the devices connected to VG,off result in a
leakage current larger than the sub-threshold current of the devices providing
the VG voltage. As a result a non-negligable voltage drop is observed between
VG and the gate voltage supplied to the DUTs common gate column. This
voltage drop increases for more negative VG,off bias.
this could destroy the periphery when trying to apply high drain biases.
4.2.3.2 Full CMOS decoder
Shown in Fig. 4.17 is a decoder topology using a full CMOS digital (m to
2m) decoder combined with an analog switch block comprising of 1-stage of
transmission gates. The decoder is made using standard combinatorial logic
implementing the decoder function which drives the transmission gates. Using
only 1-stage of transmission gates keeps the access resistance from the output
drain pads to the DUTs to a minimum. This however still comes with TG
leakage contributions to the measured current since there are 2m TGs sharing
the same pad line. These TG leakage contributions, shown in Fig. 4.17, can
be identified as gate leakage (through NMOS of the ‘on’ TG and through the
PMOS of the ‘off’ TG), bulk leakage (through PMOS of the ‘on’ TG and
through the NMOS of the ‘off’ TG) and source/drain leakage (through the
‘off’ TG). The gate and drain leakage can be substantially large if the TG are
sized for minimum ‘on’ resistance and would be relatively wide. The measured
current, taking this leakage into account reads:
Imeas = IDUT + (2m − 1)
(
Ileak,sd − Igate,n + Igate,p + Ibulk,n + Ibulk,p2
)
.
(4.10)
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Figure 4.17: Decoder topology using a full CMOS digital decoder combined
with a 1 transmission gate stage analog switching block. The inset shows the
leakage contribution of the transmission gates to the measured current when
VD,meas = 50mV and VD,off = 0V .
The source/drain leakage current Ileak,sd however can be mitigated by applying
the same VD,meas voltage on the VD,off pad. The gate and bulk leakage of
the TGs can be reduced by using more stages in the analog switch block. The
leakage current will practically half for every stage added. However, if the
access resistance has to remain, the width of the TGs will have to scale with
the number of stages, in turn increasing the gate and bulk leakage per TG.
Moreover, the area overhead can prove to be unacceptable.
In general, if area permits, using a Full CMOS decoder combined with
transmission gates will be the better choice compared to using a tree-decoder.
The leakage and resistance of the drain connections are better controlled. Best
practice is to limit the amount of common drain devices to reduce the leakage
on those drain lines, while increasing the amount of common gate devices since
the gate leakage is orders of magnitude lower and moreover does not interfere
with the measured drain current.
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Figure 4.18: Schematic representation of the pipelined BTI concept. A MSM
sequence with exponentially increasing stress times is applied to each DUT.
Each MSM sequence is shifted with particular delay from the initial one in
order not to create a condition where the measure phase of two DUTs coincide.
All measure operations are multiplexed into one data stream.
4.2.4 ‘Smart’ arrays
As discussed in the previous subsections, large scale arrays can cope with leakage
due to proper design of the array size and periphery. However the issue of
parallel stressing and subsequent reading out the devices with some relaxation
differences is still an issue. There are some more elaborate arrays [36, 16] that
tackle this issue by allowing off-chip timing control or introducing on-chip timing
circuits that pipeline a given stress and relaxation cycle, making sure that every
measured device has experienced the same amount of degradation.
This concept can be taken further by pipelining an entire MSM sequence for
a large group of devices introduced in the co-authored work of [126]. The
basic concept of this pipelined BTI array is that each DUT can be individually
stressed and measured independently from one another. The most commonly
used characterization technique for BTI is MSM (as discussed in section 4.1.1.1)
where the length of the stress phases increases geometrically. The time a DUT
is in the stress phase can be used to measure out other DUTs that have finished
their stress phase. In a sense use the ‘dead’ time to actively measure out other
devices. This is illustrated in Fig. 4.18. Each MSM sequence is shifted with a
particular delay from the initial one in order not to create a condition where
the measure phase of two DUTs coincide. All measure operations are then
multiplexed into one continuous data stream which e.g. is routed to a contact
pad to be measured out. Good bookkeeping is needed to demultiplex the signal
and reconstruct the individual characterization traces.
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Figure 4.19: Place and check algorithm. Replotted from co-authored work [126]
Due to the fact that the stress phases increase geometrically, a closed formed
solution for the delay times is difficult to be obtained. Instead a ‘place-and-
check’ can be used, shown in Fig.4.19 to create the necessary sequences.
The amount of time that can be saved depends on the amount of traces that are
pipelined. Shown in Fig. 4.20 is a comparison between the time for a pipelined
and a non-pipelined measurement as function of the number of DUTs. It can be
observed that after a few tens of devices the amount of saved time saturated to
∼ 90%. Using this pipelined technique a measurement can be performed in one
tenth of the time it would take to perform the measurement in a serial fashion.
4.3 Measuring device BTI and RTN on a 32k
addressable array
Investigation of time dependent variability at individual trap level using single
device measurement approaches outlined in Section 4.1, is not always feasible
in production environments. Measuring and collecting the widely distributed
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Figure 4.20: Measurement time as function of the number of DUTs for a pipelined
and non-pipelined fashion. The amount of time saved quickly saturates to∼ 90%,
meaning that a pipelined measurement can perform the same characterization
in one tenth of the time of a serial measurement. Replotted from co-authored
work [126]
defect parameters on individual nanoscale devices pose experimental limitations
(available measurement time × number of samples). Nonetheless nFET and
pFET time-dependent variability, in addition to standard time-zero variability,
can be fully characterized and projected using a series of measurements on a
large test element group (TEG).
Measuring BTI degradation using large scale device arrays however can suffer
from a couple of problems. For instance, using an array with common gate
topology results in parallel stressing of the devices. After removal of the stress
there is some relaxation differences between the devices of the same stressed
column. Some more elaborate arrays [36, 126] tackle this issue by introducing
on-chip timing circuits that allow for pipelining stress and relaxation patterns
making sure that every measured device has experienced the same amount of
degradation. However using a conventional addressable array (as introduced in
[32], see Fig. 4.21), it is still possible to extract a large amount of BTI time-
dependent variability data. This section will describe the novel measurement
techniques and guidelines for characterizing time-dependent variability on large
scale addressable arrays. Firstly we will describe the test structure used for
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the original data acquisition and analysis. Then a two-point measurement
technique is described for characterizing BTI and RTN. Finally we will discuss
the measured RTN and BTI data and the extraction of relevant parameters by
fitting the Compound Exponential Poisson distribution.
4.3.1 Test structure and measurement setup
In this work, BTI time-dependent variability analysis is performed using
variability test structures, provided by the research group of [32]), that were
designed and fabricated in an advanced HK/MG 20nm planar process, i.e. the
structure depicted in Fig. 4.21. The NMOS devices are of minimum length and
2x the width of the PMOS devices. Identically drawn core transistors are laid
out in 512 columns and 64 rows such that each DUT is addressable using a 15-bit
address. Each row has common drain connections and each column has common
gate connections. Two connections are provided for each drain terminal using
two copies of the row decoder, allowing for Force and Sense measurements. Each
DUT can be individually addressed and characterized using a 15 bit addressing
scheme. The row and column decoders are designed using 1.8V I/O devices for
added robustness. A gate-off voltage VG,OFF is applied to unselected devices
and can be used to suppress the leakage of unselected common drain devices.
The layout of this array test structure fits within one scribe lane test module.
The total DUT area size is 94 um by 23 um. The test module consists of a single
row of 22 probe pads where lower metal layers were removed from some pads to
enable signal routing beneath pads. About 30% of the array is situated beneath
the probe pads. The measurements were performed using an Süss PA300 semi-
automated wafer probe station, Keithley’s 26xx Source Measure Units (SMUs),
a custom-built switching matrix consisting of 24 separate controllable voltage
sources (DACs), and a 22-pin custom made probe card. All measurement were
performed at room temperature (∼ 25°C) unless specified otherwise.
4.3.2 Two-point current measurement
Since each column has common gate connections all devices of that column will
experience identical gate biases (see also Fig. 4.12). Consequently the array is
measured out one column at a time, characterizing all devices in that column.
The MSM technique is used for characterizing BTI on large device arrays. It
involves, firstly characterizing the devices in a non-stress condition, secondly
device stress, and finally device characterization after stress. The initial ID-VG
measurements are performed in the transistor’s linear regime to characterize
VTH,lin. A small drain bias VDS=50mV is applied while the gate bias |VGS | is
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(a)
(b)
Figure 4.21: (a)Top level block diagram of a 32k transistor array. Drain bias
(DL) and drain Kelvin (DR) are connected separately through the left and
right decoders, respectively. The gate biases (G or GOFF) are applied to entire
columns of the array. All unselected columns have GOFF voltage applied. (b)
Layout of 32k transistor array and decoders. Area of DUT array is 94µm x
23µm. Portions of two probe pads are visible at the far left and far right. A
third probe pad which covers 30% of the array area is barely visible. Replotted
from [32].
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Figure 4.22: Measurement points taken for 1 device. After initial ID-VG
measurements, two consecutive ID current measurements at time t1 and time
t2 are performed at VG = VTH to characterize BTI and RTN noise
.
swept up to |VTH,lin| + 50 mV in order not to pre-stress the device. After the
initial ID-VG, two consecutive ID current measurements, at time t1 and time t2,
are performed at |VG| = |VTH | to characterize RTN as illustrated in Fig. 4.22.
In this two point current measurement, the timing window between t1 and t2
can additionally be used to perform stress at the gate, stressing all (64) column
devices in parallel. In order to increase the throughput and to reduce relaxation
differences, fast serial measurements of each row DUT are necessary after the
removal of stress. Furthermore, ID-VG curves are taken in a similar fashion
by reading out the current of all column devices at each sweep voltage (see
Fig. 4.23) effectively multiplexing the current traces. Algorithm 1 shows the
measurement algorithm for characterizing BTI using the MSM technique for an
array.
4.3.3 Initial characterization and VTH,0 distribution
To measure the VTH , only a limited section of the complete ID-VG curve is
analyzed as shown in Fig. 4.24a. This is due to several reasons. Firstly, a
high gate bias is avoided in order not to pre-stress the device such that our
maximum sweep value is slightly higher than the device VTH . Secondly, by
reducing the measurement interval we reduce the overall measurement time.
Even more so, measuring the drain current at very low gate biases close to
zero is not worthwhile since in this region we are also measuring the leakage
contribution of the unselected devices. The initial characterization window
thus has to be chosen carefully as illustrated in Fig. 4.25. The window can be
used to interpolate the measured current after degradation to convert into gate
voltage. The lower margin 200mV-400mV allows for a maximum 200mV of BTI
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Algorithm 1 Array two-point measurement algorithm
1: procedure Array–measurement
2: for each column i = (0..2n − 1) do
3: for each Vsweep = (0..VTH + 50mV ) do
4: VG = Vsweep
5: for each row j = (0..2m − 1) do
6: measure ID
7: end for
8: end for
9: VG=VTH
10: for each row j = (0..2m − 1) do
11: measure ID
12: end for
13: VG=Vstress
14: wait tstress
15: VG=VTH
16: for each row j ∈ 0..2m − 1 do
17: measure ID
18: end for
19: end for
20: end procedure
Figure 4.23: Measurement points taken for a full column. Initial ID-VG
measurements, and consecutive ID current measurements (at time t1 and time
t2) are performed in a multiplexed fashion.
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degradation to be interpolated. The upper margin 400mV-450mV allows for
a maximum 50mV of RTN to be characterized. Extending the upper margin
will risk pre-stressing the device. Extending the lower margin may not be
worthwhile since the DUT drain current is negligible compared to the leakage
current of the unselected devices. A wide enough window is appreciable such
that the expected current degradation can be interpolated to map back to gate
voltage. If the degradation is larger than the window, the current will have to
be extrapolated from the initial ID-VG curve.
Using the initial ID-VG curves the VTH,0 distribution can be assessed as well. Fig.
4.24b shows the time-zero VTH distribution for an entire array (32k samples)
using a 0.3µA fixed current criterion, nicely following a Gaussian distribution.
4.3.4 Measured RTN ∆VTH and noise distribution
Fig. 4.26 shows the ∆VTH observed between the measurement points t1 and
t2 when no stress is applied (see also Fig. 4.23). The observed shifts can be
attributed to a combination of RTN and extrinsic noise1. To further investigate
the origin of this additional noise, the integration time of the SMU is increased
in order to reduce the noise of the signal. By increasing the integration time, a
convergence of the noise distribution is observed around 2ms, indicating that
the measured noise is, from that point on, intrinsic to the measured devices and
TEG. This integration time of 2ms has been used for further measurements.
As discussed in Section 3.4 the defect-centric tails of Fig. 4.26 are attributed to
RTN. However, the bulk of the distribution appears to be Gaussian distributed.
This can be explained as an artifact of the measurement due to the finite
integration time ∆tint needed to sample the current. Intermediate values can
be observed as when a defect (dis)charges during measurement, responsible
for Gaussian “bulk” noise. Figure 4.27 further illustrates this by comparing 6
different cases that occur when measuring RTN. In the first two cases A and B,
the defect has the same charge state when performing the two measurements.
For case C and D, the defect’s charge state is fully changed between the
measurement windows. In the last two cases, E and F, the defect charges or
discharges during one or more measurement windows resulting in only a partial
1Extrinsic here referring to all noise sources other than RTN.
136 CHARACTERIZATION OF BTI AND RTN TIME-DEPENDENT VARIABILITY
(a)
(b)
Figure 4.24: Time-zero device characterization using 32k samples (a) Drain
current ID as function of the applied gate bias VGS for NMOS devices
characterized from the array. Using a fixed current criterion of 0.3µA the
VTH can be estimated by means of interpolating on a logarithmic scale to a
corresponding gate bias VG. (b) The corresponding VTH distribution plotted
on a standard normal quantile plot for NMOS and PMOS devices.
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Figure 4.25: Schematic representation on how to choose the proper initial
characterization window for a measuring voltage of Vmeas=400mV.
Figure 4.26: NMOS ∆VTH calculated using two point current measurements
for different current integration times. Longer integration times result in a
saturation of the noise magnitude starting from 2ms onwards. Highly non-
Gaussian tails are observed, which originate from RTN.
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Figure 4.27: When performing a two-point current measurement zero ∆VTH can
be observed when the state of defect is the same in both measurement windows
at t1 and t2 (A,B). The ∆VTH can also have a characteristic positive (C) or
negative value (D) equal to the defect impact S. Moreover, intermediate values,
positive (E) and negative (F) can be observed as well when a defect charges
or discharges during measurement, responsible for approximate Gaussian bulk
noise of the distribution. See also Eq. 4.11.
measurement of the defect impact. In short,
A→ ∆VTH = 0
B → ∆VTH = 0
C → ∆VTH = S
D → ∆VTH = −S
E → 0 < ∆VTH < S
F → −S < ∆VTH < 0.
(4.11)
Using Eq. 3.57 and 3.18 we can fit the Compound exponential Poisson
distribution to extract the number of switching traps N and the mean defect
impact η as illustrated in Fig. 4.28
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Figure 4.28: Time-zero measured noise is attributed to Exponential-Poisson
RTN, describing the tails of the distribution and Gaussian noise describing the
bulk of the distribution.
4.3.5 Measured BTI ∆VTH distribution
BTI stress measurements can be performed by applying an elevated gate bias
during the stress window as indicated in Fig. 4.23. The BTI stress is applied
using a fixed gate voltage stress, VGS = Vstress. A set of three different stress
voltages are evaluated at stress times 10s, 100s and 1000s, to study NBTI and
PBTI degradation. Fig.4.29 shows a full set of the N/PBTI distributions for
these stress times and voltages together with the time-zero noise distribution
for comparison. Opposite shifts are observed originating from RTN where the
number of RTN traps in the tail is independent of the applied stress.
Using the equations derived in section 3.2 we can estimate the average number of
occupied traps NT and the average impact per trap η for each defect population,
by fitting the bimodal compound Exponential Poisson distribution to the
measured data. With this model we have shown in section 3.2 that the PBTI
distributions observed in Fig. 4.29a do not originate from a single type of defect
with a unique η but are characterized by two distinct η values attributed to
trapping in the HK and IL/HK interface. Analysis of the measured distributions
of Fig. 4.29a results in the parameters shown in Fig. 4.30 and reproduce PBTI
HK/MG values for ηHK and ηIL/HK similar to those reported in[88, 160]. For
PBTI the bimodal Exponential-Poisson fitting results in an excellent separation
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(a)
(b)
Figure 4.29: (a) PBTI and (b) NBTI time-dependent variability measured for
different voltages and stress times. Time-zero noise distribution is added for
comparison. Opposite shifts are observed originating from RTN where the
number of RTN traps in the tail seems independent of the applied stress. Notice
the two times wider x-axis for the NBTI needed to plot the wider tail compared
to PBTI.
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Figure 4.30: NMOS and PMOS both show bimodal defect centric behavior. For
NMOS the different components can be traced back to HK and IL/HK defects.
PMOS shows a high NT /high η component which is a signature for SiO2 NBTI.
A second component was detected but gives low contribution due to small NT
and small η. NT is shown for a particular combination of stress voltage and
time.
of the two components. On the one hand a high number of traps is present
for a low η (HK traps) giving good agreement in the bulk of the distribution.
On the other, a high η is present for a low number of traps (IL/HK traps)
giving a good agreement in the tail of the distribution. For NBTI a high η
with high NT component is observed, which is a signature for SiO2 NBTI.
Additionally, a weak bimodal Exponential-Poisson behavior is also observed
here, detecting a low η with low NT component in the HK. However unlike the
PBTI case, resolving this second component is difficult. The high η with high
NT component dominates both the bulk and tail of the distribution. The low η
with low NT component can only be resolved for very small values of ∆VTH ,
making it difficult to be separated from the Gaussian noise.
Careful analysis of the measured NBTI and PBTI distributions of Fig. 4.29
has resulted in the derivation of the Bimodal compound Poisson-Exponential
distribution introduced in section 3.2.2. The bimodal compound Poisson-
Exponential distribution excellently describes the experimentally observed
PBTI distribution, while a unimodal distribution fails to properly describe
the curvature of the tail.
Figure 4.31a shows the PBTI time and voltage acceleration for HK and IL/HK
defects, extracted from bimodal defect-centric fit. Higher acceleration is observed
for the HK trap component while a lower acceleration is observed for the IL/HK
component. Figure 4.31b shows the simplified power law acceleration for the
NBTI SiO2 component. The NBTI voltage and time acceleration for SiO2
defects, extracted from bimodal defect-centric fit shows a typically observed
0.16 time exponent and 2.7 overdrive voltage exponent.
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(a)
(b)
Figure 4.31: (a) PBTI time and voltage acceleration for HK and IL/HK defects,
extracted from bimodal defect-centric fits. Higher acceleration is observed for
the HK trap component while a lower acceleration is observed for the IL/HK
component. (b) NBTI voltage and time acceleration for SiO2 defects, extracted
from bimodal defect-centric fits. A simplified power-law model is used to fit the
data.
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Figure 4.32: The 6T-SRAM cell
4.4 Measuring BTI on SRAM and bit-cell arrays
This section describes how to implement SRAM cells of Fig. 4.32 in an array
such that the maximum amount of cell information can be extracted. This is a
different structure than a SRAM memory array where the individual SRAM
cells are ‘hidden’ by the addressing periphery and sense amplifiers as shown in
Fig. 4.33.
4.4.1 Measurement of SRAM reliability using the bit lines
Discarding the bit line (BL) decoders and sense amplifiers of a standard SRAM
memory design allows for BL access and provides minimal information at the
SRAM cell level (see Fig. 4.33). Routing the BLs to individual contact pads
and using an addressable WL decoder, the SRAM cell can be accessed and the
BLs can subsequently be used to perform only a limited amount of stability
and performance analyses, namely
• Write Trip Point (WTP) analysis [73]
• Read current analysis
• Write current analysis.
The advantages of this structure are the minimal design effort when starting
from an existing memory design and a realistic (actual) SRAM cell pitch and
Back End Of Line (BEOL) routing. Stability metrics like SNM [145] and
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Figure 4.33: Standard SRAM memory organization. SRAM cells are laid out
in rows and columns addressable using decoders. Common column bitlines are
lead to sense-amplifiers.
N-Curve [167, 72] cannot be performed because no access can be foreseen for
the Q and Q nodes. The typical measurement performed on this type of array
is illustrated in Fig. 4.35.
4.4.1.1 Test structure and measurement setup
In this work, Write Trip Point (WTP) analysis is performed on SRAM test
structures designed and fabricated in a 40nm planar technology, depicted in Fig.
4.34. All SRAM bit cell transistors are of minimum length. The PMOS pull-up
and NMOS access transistors have a width of 120nm and the NMOS pull-down
transistors have a width of 180nm. The SRAM cells are laid out in 16 blocks
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of 4x256 cells, each block having a 8:256 WL decoder. The 8 bit lines (4xBL,
4xBL) are shared amongst all 16 blocks and directly routed to contact pads.
In total, the SRAM array is then 4x4096 large and the WLs are decoded using
a 12 bit address. In this configuration, when a WL is selected, 4 cells can be
characterized in parallel resulting in lower measurement times. The structure
is designed around a standard 24 contact pad module such that no devices or
metals are routed below the pads. The supply voltages for the decoder and
SRAM arrays are separated.
The measurements were performed using a Süss PA300 semi-automated wafer
probe station, Keithley’s 26xx Source Measure Units (SMUs), a custom-built
switching matrix consisting of 24 separate controllable voltage sources (DACs),
and a 24-pin custom made probe card. All measurement were performed at
room temperature (∼ 25°C) unless specified otherwise.
4.4.1.2 Measured Write Trip Point distribution
Shown in Fig. 4.35 is a typical measurement performed to characterize the
WTP of individual SRAM bit cells. In an initial step, the cell is written with a
logic ‘0’ by setting the BL and BL voltage to ‘0’ and ‘1’ respectively. Next the
BL and BL voltage are both pulled to ‘1’ and the BL voltage is then swept
to ‘0’ performing a writing to procedure. The voltage level of the BL when
the cell is flipped is referred to as the WTP. Cell flipping is indicative from the
sudden change in BL current due to the internal cell nodes flipping their logic
value. Next an identical procedure is performed to characterize the WTP on
the other side of the cell. The measurement procedure is given by Algorithm 2.
Shown in Fig. 4.36 is the distribution of the WTP measured on 2874 SRAM
bit cells. The distribution follows an approximated Gaussian distribution due
to time-0 process variability and mismatch. However, the design proved to
be sub-optimal as more than half of the cells were unable to be written or
characterized with WTP analysis. The main reasons for these failures are
believed to be originating from the voltage drop associated with the very long
BLs used in combination with a high number of unselected bit cells connected
to the BLs (about 4096). This results in a too low drive strength of the BL
to actually overpower the bit-cell and write a logic value. Nonetheless, on the
working cells proper WTPs were able to be extracted and the structure proves
to be a working concept. Redesigning, taking into account BL voltage drops by
down-scaling the number of cells per BL, would circumvent these issues. Due
to timing constraints this structure was not further characterized during this
work.
146 CHARACTERIZATION OF BTI AND RTN TIME-DEPENDENT VARIABILITY
Figure 4.34: (left) Layout of a SRAM array test structure designed and fabricated
in a 40nm technology and (right) the corresponding schematic representation.
The structure had to be designed around 24 (fixed) probe pads and consists of
16 identical blocks of 256 SRAM WL slices. Each slice has 4 SRAM cells with
BLs directly routed to probe pads
4.4.2 Measurement of SRAM reliability using bit-cell arrays
To obtain more information about the SRAM cell stability, e.g. by performing a
butterfly curve analysis, all SRAM cell nodes have to be individually accessible
through analog switches. This was not possible in the previous design (section
4.4.1). By decoding these switches, it is possible to perform more complete and
accurate SRAM bit cell characterization with the following analyses:
• Write Trip Point (WTP) analysis [73]
• Read Static Noise Margin (RSNM) [145]
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Figure 4.35: Measurement of the WTP of a selected cell from the array. (top)
The current values going through the BLs during the procedure. The sudden
change in current corresponds to the cell being flipped. (bottom) The voltage
values of the BLs during the procedure.
Figure 4.36: WTP distribution 2874 cells on a standard normal quantile plot.
The WTP values are quantized due to the 20mV sweeping step.
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Algorithm 2 SRAM WTP measurement algorithm
1: procedure SRAM WTP –measurement
2: for each WL i = (0..2n − 1) do
3: VBL = V DD
4: VBL = 0
5: VBL = V DD
6: VBL = V DD
7: for each Vsweep = (V DD..0) do
8: VBL = Vsweep
9: measure IBL
10: measure IBL
11: end for
12: VBL = 0
13: VBL = V DD
14: VBL = V DD
15: VBL = V DD
16: for each Vsweep = (V DD..0) do
17: VBL = Vsweep
18: measure IBL
19: measure IBL
20: end for
21: end for
22: end procedure
• Hold Static Noise Margin (HSNM) [145]
• Write current analysis
• Read current analysis
• Leakage current analysis
• I-curve analysis [72].
With approach all stability and current performance metrics can be measured.
Only speed performance metrics, for reading and writing, cannot be assessed
since this requires a complete memory design.
4.4.2.1 Test structure and measurement setup
In this work, BTI time-dependent variability analysis is performed using SRAM
test structures designed and fabricated in an advanced 28nm HKMG planar
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(a)
Figure 4.37: Layout of the SRAM bit-cell. Most important layers up to Via1
are shown. Pick-ups for the VDD, Q, Q , WL, BL and BL can be observed,
drawn in Metal 1. A Metal 1 plane connected to VSS surround the cell in
order minimize noise contributions origination from VSS . The Pwell contact is
shielding the entire cell.
technology, depicted in Fig. 4.38. All SRAM bit cell transistors are of minimum
length. The PMOS pull-up and NMOS access transistors have a width of 80nm
and the NMOS pull-down transistors have a width of 110nm. The layout of the
bit cell is shown in Fig. 4.37. Each SRAM bit-cell is individually accessible by
using transmission gate switches on the internal nodes Q and Q and external
nodes WL, BL, BL and VDD. The VSS connection is shared amongst SRAM
bit-cells (see Fig. 4.38). The structure contains 360 SRAM bit cells which are
addressed using a 360 bit large shift-resister. Using a synchronous reset the
shift register is cleared to zero. After reset a small additional circuit provides
a logic 1 on the input of the shift register. After each clock cycle the logic ‘1’
propagates to the shift register accessing one SRAM bit-cell at a time. The
transmission gate switches, register and additional periphery are designed in
1.8V IO logic for added robustness against degradation. The PMOS and NMOS
transmission gate transistors have a width and length of 7.4µm and 0.12µm
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(b)
Figure 4.38: (a) Schematic representation of a SRAM array test structure
designed and fabricated in a 28nm HKMG technology. (b) Layout of one
slice containing a SRAM bit cell designed in core logic and the transmission
gates switches with flip-flop designed in IO logic for added robustness against
degradation.
respectively.
4.4.2.2 Measuring BTI induced degradation of RSNM
Shown in Fig. 4.39 is the Static Noise Margin (SNM) taken from the butterfly
plot [145] either during hold mode (HSNM), when the Word Line (WL) voltage
equals 0 or during read mode (RSNM), when the Word Line (WL) and BitLine
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Algorithm 3 SRAM RSNM measurement algorithm
1: procedure SRAM RSNM –measurement
2: VReset = V DD
3: CLK
4: VReset = 0
5: for each clk cycle = (1..360) do
6: CLK
7: VWL = V DD
8: VBL = V DD
9: VBL = V DD
10: VQ = Z
11: for each Vsweep = (0..V DD) do
12: VQ = Vsweep
13: measure IQ
14: measure IQ
15: end for
16: VQ = Z
17: for each Vsweep = (0..V DD) do
18: VQ = Vsweep
19: measure IQ
20: measure IQ
21: end for
22: VWL = 0
23: VBL = 0
24: VBL = 0
25: VQ = Z
26: VQ = Z
27: end for
28: end procedure
(BL, BL ) voltages equal the supply voltage VDD. The HSNM or RSNM is
taken by performing a sweep on the internal node Q or Q and measuring the
corresponding output voltage on the opposite node Q or Q respectively. The
measurement procedure for RSNM is given by algorithm 3. For completeness
the current supplied by the sweep, i.e. the N-Curve, is also shown in Fig. 4.39.
To characterize BTI induced degradation in these cells, it is possible to stress
each cell individually by increasing the supply voltage VDD. After degradation
the RSNM can be extracted and compared against the time-0 RSNM. Shown
in Fig. 4.40 is the RSNM before and after stress shown for 1 particular cell.
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(a) (b)
(c) (d)
Figure 4.39: (a) Buterfly plot for the HSNM of 360 measured SRAM cells.
(b) The corresponding RSNM the eyes are smaller due to the NMOS access
transistors conducting current to the BLs.The N-Curve of the 360 measured
SRAM cells is shown for (c) the Q node and (d) the Q node during RSNM
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(a)
Figure 4.40: Measured butterfly curves for RSNM before (t0) and after
degradation due to elevated VDD (degraded) of 1 bit cell. Due to both PMOS
and NMOS degradation the voltage transfer curves for Q and Q are shifted to
the left and upper side respectively.
Due to both PMOS and NMOS degradation the voltage transfer curves for Q and
Q are shifted to the left and upper side respectively. As a result the SNM eye on
the left is reduced while the eye on the right will increase. The SNM is defined
as the minimum of these two SNM eyes and will thus always degrade due to
degradation induced mismatch. Figure 4.41 shows the cumulative distribution
of the RSNM on a standard normal quantile plot for different amounts of
degradation. It is clear from the figure that the RSNM decreases proportional
to the logarithm of stress time. Plotted in Fig. 4.41b is the mean shift of the
left and right SNM eye together with the mean shift in the minimum of the eyes.
Each eye approximately follows an power-law behavior with stress time having a
time exponent close to that observed for NBTI, indicating that this mechanism
is more dominant. The final RSNM taken as the minimum of the two eyes
follows approximately a power-law with a higher time exponent due to the min()
operation.
To assess the impact of NBTI on the yield of the SRAM, Table 4.1 shows the
extrapolated SNM to the -6 standard normal quantile. The right eye degrades
mainly in term of the mean (µ) while any change in standard deviation (σ) is
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(a)
(b)
Figure 4.41: (a) RSNM degradation of 360 cells for different stress times on
a standard normal quantile plot. (b) The RSNM mean degradation follows a
power-law behavior as expected from BTI degradation.
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SNM1 [mV] SNM2 [mV]
stress time µ σ µ− 6σ µ σ µ− 6σ
0 149.5 22.9 12.2 152.1 22.0 20.1
8s 154.6 23.1 16.0 142.7 21.5 13.7
64s 156.6 22.7 20.4 139.1 21.6 9.5
512s 160.2 22.6 26.4 134.8 21.3 6.7
Table 4.1: Table showing the SNM of the left (SNM1) and right (SNM2) eye of
the butterfly curve extrapolated to the -6 sigma standard normal quantile.
undetected. The extrapolation towards the -6 standard normal quantile shows
an 18mV degradation of the RSNM.
4.5 Summary
An overview was given on SotA characterization techniques and devices
for measuring time-0 and time-dependent variability, from single devices to
large scale transistor arrays. The utilization of test structures has become
common practice for characterizing device time-0 variability. However, the
characterization of degradation induced time-dependent variability requires a
more dedicated design and specific measurement methodologies.
This chapter has described novel measurement techniques and guidelines for
characterizing time-dependent variability on large scale addressable arrays. It
has been shown that nFET and pFET time-dependent variability, in addition
to standard time-zero variability, can be fully characterized and projected using
a series of measurements on a large test element group [168]. Analysis of the
measured NBTI and PBTI distributions consequently resulted in the derivation
of the Bimodal compound Poisson-Exponential distribution using large scale
addressable arrays.
Additionally, SRAM time-dependent variability induced by BTI can be
characterized in a similar fashion using dedicated test-structures. For optimal
bit-cell stability measurements internal cell nodes of the SRAM cell should be
accessible using analog switches. Working SRAM test chips were designed and
fabricated in a 40nm and advanced 28nm HK/MG technology. By means of
accelerated testing under increased bit cell supply voltage, BTI measurement
methodologies can be applied to SRAM bit-cells. The analytical description
of the device and SRAM degradation allows for projecting device lifetime
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distributions useful to obtain full variability SRAM projection at realistic
operating conditions.
Future extensions to this work include dedicated run-time aging monitors for
logic circuits able to detect both parametric delay variations and function failures.
These structures can be used for the characterization of BTI degradation on
logic data paths needed for model calibration. Moreover, the aging monitors
can be used to exploit run-time mitigation at the circuit or architectural level.
Chapter 5
Defect based methodology
for workload dependent
circuit simulation
This chapter discusses the defect-centric based methodology for workload
dependent circuit simulation. Due to the increase in time-dependent variability,
it becomes imperative for the reliability assessment to be performed in terms
of statistical distributions. Combining this stochastic concept with circuit
simulations with deterministic workloads is one of the essential components of
this work. While Chapter 3 described the modeling of the stochastic part of the
degradation, this chapter will handle the implementation into circuit simulators.
Moreover, implementing the workload dependence, governed by BTI kinetics,
will be the main modeling challenge discussed here.
Before we go further, a distinction is made here between the theoretical
modeling, the mathematical and the actual compact model used in simulation
(See Fig. 5.1). The theoretical model tries to understand and describe the
phenomenological observations of the degradation mechanism aiming to predict
the degradation. This does not, however, imply that we can use the model
“as is” to be implemented in e.g. a circuit simulator. A second step is needed
that is concerned about the actual implementation of the theoretical model in
a mathematical model using a useful set of equations. Finally, this abstracted
set of equations needs to be incorporated in a compact model having run-time
efficient equations.
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Figure 5.1: Modeling and simulation of degradation mechanisms can be split up
into three problems. The theoretical model is concerned about the explanation
and subsequent prediction of the degradation. The mathematical model is an
abstraction of the theoretical model to useful equations. The compact model
will need to work with equations solvable at run-time.
This decomposition is also used in this work, were the physical modeling has
been introduced in Chapter 2 and Chapter 3 and the modeling abstraction and
implementation will be handled here.
To further illustrate this, figure 5.2 shows four different levels of abstraction
for simulating time-dependent variability degradation. The first level treats
the workload of the device as static over its entire lifetime. The second level
identifies different levels of stress throughout the lifetime e.g. short bursts of
data activity (at ns – ms time scales) to “turbo”, “sleep”, and “off” modes. The
third level incorporates variability on top of the second level in a more or less
orthogonal way. The fourth and last level simulates time-dependent variability
in a transient way, providing a fully coupled kinetic and statistical part. The first
three levels are referred to as static BTI simulations because there is no direct
coupling between the circuit operation during simulation and the degradation.
The degradation is calculated by means of abstracting a representative workload
for the devices. The fourth level incorporates the temporal stochastic behavior
of individual traps and allows transient simulations. This is a dynamic BTI
simulation because degradation parameters are updated during the transient
simulation itself. For all four of these levels a useful set of equations need to be
STATE OF THE ART BTI KINETICS AND COMPACT MODELING APPROACHES 159
Figure 5.2: Complexity/accuracy levels of incorporating device aging (here,
the ∆VTH) in circuit simulations. The full workload on each device can be
approximated by a series of workload wi.
implemented capable of handling both the workload dependence and stochastic
nature of the defects. Moreover, these equations need to be incorporated in a
compact model solvable at run-time and compatible with industry standard
Electric Design Automation (EDA) tools.
Section 5.1 will give a summary of the State-of-the-Art kinetic models for BTI
and the implementation thereof for device and circuit simulation. Section 5.2
will describe the different, workload-dependent, modeling abstraction levels for
BTI degradation. Next, in section 5.3, a novel defect-centric compact modeling
methodology based on a Verilog-A wrapper is introduced. The original work
presented in this chapter has in part been published in the authored work of
[173] and co-authored work of [149] in addition to unpublished work.
5.1 State of the Art BTI kinetics and compact
modeling approaches
As argued in Chapter 2 and Chapter 3, the defect-centric-based model allows
to properly describe the kinetics, electrostatics and statistics of BTI related
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time-dependent variability. We will therefore mainly focus on the various
SotA implementations of defect-centric methodologies. It is noted, however,
that various non-defect-centric implementations exist which describe the
phenomenological BTI observations using an empirical model in the form
of
∆VTH = A
(
VG − VTH
tinv
)γ
tnstresse
−EA
kBT . (5.1)
These empirical models can be used to calculate the ∆VTH after a stress
condition to alter device performance. More workload dependent degradation
methodologies exist using the Reaction Diffusion (RD) model to capture duty-
cycle and relaxation.
Based on the kinetic equation for reaction and diffusion, closed form expressions
can be found for cycle-to-cycle or long term (periodical/non-periodical)
degradation, suitable for circuit simulation as shown in [165]. Here, long-
term stress and recovery phases are modeled based on the kinetics of generation
and annealing of interface traps predicted by the RD model. Despite the
capabilities of the aforementioned RD implementations, they are restricted to
very specific cases in circuit operation.
A different methodology introduced in [103] aims to overcome these limitations
by introducing a convolution integral as
D(t) = h(t) ∗ g(t) =
∫ t
0
h(τ)g(t− τ)dτ. (5.2)
Above, D(t) represents the degradation as a response to the input function,
g(t), which depends on voltages, temperature, time, and device geometry. The
h(t) term is the response function of the NBTI degradation mechanism and
is calculated considering a DC stress for g(t). Using this formulation, both
stress and recovery is captured under the given conditions. The term g(t− τ)
represents the memory in the system which depends on the past history of
stress and relaxation. This can be compared to the charging and discharging of
a capacitor through a resistive circuit (RC circuit), which can identically be
modeled as a convolution in the time domain.
Although Eq. 5.2 is an elegant way of capturing workload dependence, it
implies that the degradation has to be a Linear Time Invariant (LTI) system, i.e.
h(t) has to be time-invariant (as is the case for an RC circuit). This furthermore
implies that both the stress and relaxation time-constants are identical as they
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are both captured by the impulse response function h(t). Of what we so far
understand of BTI stress and relaxation, this is certainly not the case, making
this type of modeling insufficient to capture the true workload dependence.
The methodologies discussed above typically utilize only averages of BTI-affected
parameters and can be categorized as level 1 and level 2 implementations. This
was acceptable for large devices employed in older technologies assumed to
behave identically during BTI stress. However, for deeply scaled devices with
only a handful of defects, this kind of approach is quite inaccurate. The RD
model, however, is not capable of modeling the relaxation trends on small area
devices, characterized by distinctive discrete steps having widely distributed
time-constants. Therefore, some ‘hybrid’ modeling approaches exist [58] which
add a stochastic component on top of the average degradation trend predicted
by RD. This further questions the physical meaning or relevance of using the
so-called RD model to predict time-dependent BTI induced degradation.
5.1.1 Defect-centric atomistic approach
To truly capture the complete workload dependence of BTI degradation it
is needed to calculate the contributions of all individual defects which are
stochastically distributed in each transistor. These methodologies are based on
modeling the activity of defects having broadly distributed capture and emission
times. Initial implementations were designed for RTN under transient SPICE
(Simulation Program with Integrated Circuit Emphasis) simulations. The defect
occupancy probability is modeled based on either equivalent electrical models
for each trap [176, 138, 180] or by evaluating the trap activity outside the
electrical simulation [85] to predict the degradation behavior (see Fig. 5.3). The
first approach allows to simulate the degradation ‘on the fly’ during a transient
simulation, which naturally couples the degradation to the circuit behavior
but is restricted to an electrical equivalent circuit of the defects. The latter
approach can capture intricate defect bias dependent behavior, but does not
allow fully coupled simulations.
An enhancement circumventing these issues, referred to as the ‘atomistic’
approach of calculating RTN or BTI degradation, was first introduced in [94].
This level 4 implementation involves simulating a circuit netlist with annotated
devices, i.e. devices that have a certain number of associated defects. The
annotation of the devices is a purely stochastic process where each transistor
is initiated with a number of defects taken from a Poisson distribution with
mean proportional to the gate area. Each defect is characterized by four time
constant τeH , τcH , τeL, τcL which represent the emission and capture times for
the digital high (H) and low (L) voltages. The threshold voltage shift impact of
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(a) (b)
Figure 5.3: (a) An equivalent electrical RC model for each trap models the
charging and discharging during simulation. Notice the diode configuration
which allows for a different capture and relaxation time-constant needed for a
non-LTI system (b) Evaluating the trap activity outside the electrical simulation
using equivalent charging and discharging time constants.
each defect is taken from an exponential distribution with mean η, reciprocal
to the gate area. Starting with this annotated netlist, a circuit simulation is
performed where the occupancy of each defect is determined during the SPICE
circuit simulation using the probability:
Pe =
τc
τe + τc
(1− e−∆t( 1τe+ 1τc ))
Pc =
τe
τe + τc
(1− e−∆t( 1τe+ 1τc )),
(5.3)
were Pe, Pc is the probability for emission and capture process respectively.
Equation 5.3 is implemented in a Verilog-A description of the BSIM compact
model and is used to update the occupancy of every trap at every simulation step.
The emission or capture process is selected depending on the occupancy state
(0 or 1) of the defect at the beginning of the simulation step. The simulation
setup is shown in Fig. 5.4.
Since it is computationally unfeasible to simulate circuits for long operations, an
analytical description of trap occupancy after stressing with a square periodic
signal with frequency f , duty cycle DF , and duration tstress is used to initialize
the defect occupancy states. This setup allows to simulate only stochastic
instances of the circuit netlist. For characterizing the mean behavior of the
circuit a Monte Carlo simulation is needed for simulating multiple instances of
the circuit netlist.
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Figure 5.4: Simulation setup to study time-dependent variability of circuits
based on industry-standard tools. Replotted from [94].
5.1.2 CET map based approach for workload dependence
For simulating the mean or average degradation of a circuit, the atomistic
framework discussed above is not very practical since it would involve
doing elaborate Monte Carlo simulations. An alternative methodology is
to evaluate BTI degradation in circuits based on the analytical modeling
using capture/emission time (CET) maps [139] describing the probability
density function of broadly distributed defect capture and emission times
and their correlations acquired at the VH and VL (∼ VTH) digital operating
voltages. CET maps can be constructed from experimental eMSM data, but
are limited by the experimental window. Acquiring accurate data for very
short or long stress/relaxation times is technically impossible or requires
prolonged observation times. Analytical fitting of the CET map, however,
allows extrapolating towards very short and long operating lifetimes. Since the
effective capture time τ∗c and emission time τ∗e are correlated, they are expressed
as 2-component vector τ . The “permanent” (τP ) and “recoverable” (τR) BTI
components can be expressed in terms of effective activation energy vectors
EA,P and EA,R by
τR = τ0,Re
EA,R
kBT (5.4)
τP = τ0,P e
EA,P
kBT (5.5)
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Figure 5.5: Capture and emission time (CET) map showing the ‘recoverable’
and ‘permanent’ component as bivariate lognormal distributions in the effective
capture and emission time domain. These effective capture and emission times
are acquired at the VH and VL(∼ VTH) stress and relaxation bias from MSM
measurements.
using the non-radiative multi-phonon model for charge exchange [67], where
an effective pre-factor τ0 is used, kB is the Boltzmann constant and T the
temperature. As the effective activation energy can be expressed as a bimodal
bivariate normal distribution, the CET data is accordingly fitted to a bimodal
bivariate log-normal distribution representing the “permanent” and “recoverable”
BTI components. The total permanent and recoverable effective capture and
emission time (τc∗, τe∗) distribution is shown in 5.5. The effective time constants
are defined as
1
τc∗ =
1
τc
+ 1
τe
∣∣∣
VH
1
τe∗ =
1
τc
+ 1
τe
∣∣∣
VL
.
(5.6)
CET maps can accurately describe stress and recovery patterns for DC and
Duty Factor (DF) stressing by integrating over the part of the CET map
that is active under stress as illustrated in Fig. 5.6. This integration can be
performed numerically or using approximate analytical formulas for the specific
workload conditions as DC and DF stress using the defect occupancy probability
[138, 180, 110]. The defect occupancy probability can be calculated using
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Figure 5.6: Integration domain of the CET map for an (a) OTF DF workload
and (b) an MSM-like workload.
P (τ∗e , τ∗c ) =
1− e−
DF
fτ∗c
1− e−
1
f (
DF
τ∗c
+ 1−DFτe )
(1− e−t(
DF
τ∗c
+ 1−DF
τ∗e
)) (5.7)
where f is the signal frequency, DF the signal duty cycle and tstress the total
stress time.
An implementation of the CET map methodology can be found in [57] where
integration of the CET map is calculated for cyclo-stationary analog waveforms.
The solution for cyclo-stationary waveforms has a general form given by
(
w(t)
1
)
= P (t0 + r, t0)
(
An 1−A
n
1−A B
1 1
)(
w(t0)
1
)
(5.8)
with A and B parameters as function of the capture and emission time constants
and n the number of cycles. For digital-stress studies (DC and DF) equation
can be solved analytically to the form of Eq. 5.7. For arbitrary analog stress
patterns, a numerical integration is necessary though.
This calculation is performed using closed form solutions for cyclo-stationary
analog stress, which is evaluated numerically outside of the simulator using an
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external tool. This provides the ∆VTH which can be annotated to the circuit. A
similar approach can be found in [177], which performs the calculations using a
numerical approach for arbitrary waveforms. There the ∆VTH is also annotated
after the degradation and is calculated outside of the simulation.
5.1.3 Concerns on SotA and commercial reliability flows
Looking at SotA reliability methodologies, most tools perform two simulations
on the netlist of a given circuit in a ‘Simulate-Degrade-Simulate’ (SDS) approach.
The first simulation is performed on a fresh netlist and determines the amount
of stress the circuit experience during this particular simulation. Based on the
analysis of that stress, parameters of the used MOS model (e.g. BSIM4) are
altered to mimic the effect of BTI degradation. Next, the simulation is performed
again using the aged devices to yield the behavior of an aged circuit. This
approach has however several drawbacks. Firstly, some theoretical foundations
of the implemented model, like the RD-model, do not always allow for proper
workload abstraction. Secondly, the shifts in the MOS model parameters are
fixed in transient simulation time with no coupling to the transient circuit
behavior. This means that e.g. the ∆VTH of the devices is kept constant for the
entire duration of the transient simulation. Finally the stress of the simulated
devices is mostly averaged out using signal probability, by which all information
about a specific signal is lost. This means that only one single abstraction is
made about the stress being either DC or a cyclo-stationary condition (digital
DF or periodical analog) which is actually the only closed form analytical
solution of the defect kinetics (See Eq. 5.8).
The atomistic simulating tool of [94] circumvents most issues by performing an
‘on the fly’ transient simulation. This naturally couples the degradation to the
circuit behavior and moreover is intrinsically fully workload dependent. However,
the implementation of the model in a custom implementation of BSIM does not
allow much flexibility and moreover requires considerable added computational
effort also noticed by the authors. Moreover, the simulation flow needs an
initial procedure performed with an external tool that transforms the fresh
netlist to an annotated netlist. This is not very practical for use in industry
standard Electronic Design Automation (EDA) tools. Other defect-centric
implementation methodologies rely on external calculation and subsequently
altering the transistor parameters as in [57, 177] which also lacks the flexibility
needed for compact modeling. Furthermore despite these recent advances made
in understanding BTI from a defect-centric point of view, there is still no
single simulation methodology available, which can combine both the mean and
stochastic degradation, incorporating the widely distributed defect parameters.
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Figure 5.7: Summarization of commercial and SotA academic reliability
implementations. (a) (b) The SDS approach were commercial tool APIs are
available to implement degradation models. (c) The OTF approach also needs
pre-processing to annotate net lists and to introduced long-term degradation.
The various commercial and SotA academic reliability implementations are
summarized in Fig. 5.7. Commercial and most academic implementations are
of the SDS type where the tools rely on Application Programming Interfaces
(APIs) to implement degradation models or use custom annotation scripts. An
initial circuit analysis is performed which is sometimes also used as the reference
workload extrapolated to the End Of Life (EOL). During the post simulation,
the degradation is assumed to be static and is usually implemented as a shift in
transistor core model parameters.
The academic implementation of [85] is a special case of the SDS type since it
allows to superimpose the RTN induced ∆VTH during the post circuit transient
simulation, but this is not supported by commercial tools. Finally, the atomistic
tool of [94] is an OTF type which allows to couple degradation with circuit
workload and analysis.
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5.2 Modeling abstraction levels for the defect-
centric framework
This section will discuss to the modeling of BTI degradation for use in a SPICE
circuit simulator. In the SotA, the general focus for defect-centric methodologies
is mainly on the implementation of the physical model and less on the actual
needs for workload dependent simulation. In order to understand the specific
needs for a practical BTI compact model, we first have to break down the
general picture of simulating a given device or circuit under BTI degradation.
5.2.1 Static BTI simulations
During a static simulation, parameters stay unchanged during the simulation.
Different levels of abstraction are possible, each weighing out accuracy vs.
simplicity, as shown in Fig. 5.2. In the following, the implementation of the
defect-centric BTI picture for static simulations will be handled.
5.2.1.1 Level 1: static BTI degradation
A first abstraction level is a static simulation where a complete abstraction is
made about the workload applied to the circuit. Each circuit might experience
different workloads and within a circuit, transistors themselves will experience
different workloads. For the moment we will disregard of what is computationally
feasible, and assume we know, at all times, the workload of each transistor.
For each transistor an abstracted workload can be calculated using the voltage,
frequency (f) and duty factor (DF) of the signal. In a worst case approximation,
a constant gate bias is assumed on the device and the degradation can be
calculated by partial integration of the CET map as
∆VTH(t) ≈
∫ ∞
0
∫ t
0
f(τ∗e , τ∗c )dτ∗c dτ∗e (5.9)
which will be specific for a given temperature and gate bias. In reality we should
perform a full integration of the CET map multiplied by an occupation function.
This occupation function can be referred to as a ‘probability map’ indicating
the occupancy probability of defects in the τ∗e and τ∗c domain. The degradation
is then given by
∆VTH(t) =
∫ ∞
0
∫ ∞
0
P (τ∗e , τ∗c )f(τ∗e , τ∗c )dτ∗c dτ∗e (5.10)
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where P (τ∗e , τ∗c ) is the occupancy probability map. In a first approximation,
this occupancy probability will be dependent on the applied workload and can
be written as
P (τe, τc) = f(f,DF, tstress) (5.11)
where f is the signal frequency, DF the signal duty cycle and tstress the total
stress time. Using first order kinetics, the occupancy probability for DF stress
reads
P (τ∗e , τ∗c ) =
1− e−
DF
fτ∗c
1− e−
1
f (
DF
τ∗c
+ 1−DFτe )
(1− e−t(
DF
τ∗c
+ 1−DF
τ∗e
)) (5.12)
Figure 5.8 graphically shows the probability map as function of the entire τ∗e and
τ∗c domain and the corresponding CET-active map, describing the distribution
of the active traps after the corresponding stress waveform.
5.2.1.2 Level 2: Static mean BTI degradation with time dependent
workload
A more accurate approach is taking into consideration that the workload is
time dependent. This time-dependence can manifest itself due to a change in
temperature, supply voltage, frequency or DF of the workload. We will first
handle the change in DF since it allows to continue working within the CET
map framework. Changes in temperature and voltage will be handled later. If
the digital workload is fully known, a piecewise evaluation of each relaxation
and stress phase can be performed to calculate the occupancy probability. This
piecewise evaluation is performed using the difference equation
PL[i] = PH [i-1]e
−∆tL[i]
τ∗e
PH [i] = 1− (1− PL[i])e−
∆tH [i]
τ∗c
(5.13)
where PL and PH denotes the occupancy probability after a low(relax) and
high(stress) voltage period respectively, and i is the index for each phase. The
change in occupancy probability for PL and PH is illustrated in Fig. 5.9. The
index i denotes the discrete time period. Equation 5.13 can be rewritten for a
single digital cycle containing one low and high period as
PH [i] = 1− e−
DF [i]
f[i]τ∗c + PH [i-1]e
− 1
f[i]
(
(1−DF [i])
τ∗e
+DF [i]
τ∗c
)
(5.14)
which can be shown to converge to Eq. 5.12 for a constant DF and f using the
convergence of a geometric series or a Z-transform. Furthermore, we can also
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Figure 5.8: (a) Occupancy probability map as function of τ∗e and τ∗c for a given
DF stress. (b) The corresponding ‘CET-active’ obtained by multiplying the
occupancy probability maps with the CET map shown in Fig. 5.5.
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Figure 5.9: Piecewise evaluation of the occupancy probability after each VH or
VL digital voltage period is required to calculate the total occupancy probability
at a certain time. The occupancy probability at a VH or VL period is calculated
using the duration of that period and the previous period’s trap occupancy
probability
rewrite Eq. 5.12 to accommodate past stress as
P = 1− e
− DF
fτ∗c
1− e−
1
f (
DF
τ∗c
+ 1−DF
τ∗e
)
(1− e−t(
DF
τ∗c
+ 1−DF
τ∗e
)) + P0e
−t(DF
τ∗c
+ 1−DF
τ∗e
) (5.15)
where P0 denotes the occupancy probability of the defect before the workload
took place. The probability map can thus be calculated from one workload
phase to another, as indicated in Fig.5.10. The workload sequence is however
important and results in different degrees of degradation.
Using Eq. 5.15 it is possible to calculate the degradation of complex digital
workload streams by splitting them into periods of similar stress. This approach
is used to speed up the computation time when calculating the degradation
for complex digital waveforms. Moreover, the same technique is used to speed
up the simulation of large circuits as shown in the co-authored work of [149].
This enables capturing true workload dependency of BTI-induced degradation
of logic circuits necessary to predict accurate margins.
Eqs. 5.14 and 5.15 can still be used within the CET map framework as there is
no temperature nor voltage change during the workload. A problem, however
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(a)
(b) (c)
(d) (e)
Figure 5.10: (a) Digital workload streams can be split up into periods of similar
stress. Each period is characterized by an average DF, f and stress time. (b,c)
The probability occupancy map and corresponding CET-active map after the
workload of (a) in the order of 1-2-3. The probability occupancy map is a
superposition of 3 different workloads. (d,e) The probability occupancy map
and corresponding CET-active map after the workload of (a) in the order of
3-1-2 resulting in a different amount of degradation.
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arises if there is a change in bias conditions during the workload.
Changing bias conditions like temperature redistributes the time constants
in a stochastic way. From the CET map point for view, the change is a
simple transformation but in reality it is due to the collective change of the
widely distributed defect time-constants. Although CET maps can be created
from measurement for different voltages and temperatures there is no simple
formulation that allows to link these CET maps as illustrated in Fig. 5.11.
Abstracting this complex reaction into a straightforward analytical formulation,
as the integration of a CET map, is a non-trivial exercise.
It is therefore argued that, in order to capture the complete bias and temperature
dependence, it is necessary to follow a sufficiently large set of stochastic defects
individually. Then, instead of integrating the CET map over a capture and
emission time grid as Eq. 5.10 we will calculate the ∆VTH using Monte Carlo
techniques. With Monte Carlo we randomly generate τe and τc samples according
to the CET distribution density. Next, an estimate for the ∆VTH given summing
all charged defects. This concept is illustrated in Fig. 5.12. The total ∆VTH
using a Monte Carlo technique is calculated as the sum of the individual defect
contributions
∆VTH(t) = s
n∑
i=1
Pi(t, VG, T ) (5.16)
where, s is the relative defect impact assumed to be independent on the workload.
The defect occupancy probability is given by Pi and is fully workload dependent.
Depending on the temperature and voltage granularity over time, Pi can be
calculated at cycle-time using Eq. 5.14 where the capture and emission times
change as function of temperature and bias for each cycle denoted by index [i]
PH [i] = 1− e−
DF [i]
f[i]τc[i] + PH [i-1]e−
1
f[i]
(
(1−DF [i])
τe[i]
+DF [i]
τc[i]
)
. (5.17)
5.2.1.3 Level 3: Static stochastic BTI degradation with workload
dependence
Variability can be taken into account using the remarkable characteristics of
BTI time-dependent variability. As introduced in Chapter 3 the BTI ∆VTH
distribution is completely described by the average ∆VTH shift and the defect
impact η. Hence variability can be built on top of the Level 1 or 2 implementation
by attributing the spread orthogonally to the ∆VTH .
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Figure 5.11: The CET map is a very useful tool for characterizing the widely
distributed capture and emission time constants. Changing bias conditions like
temperature however redistributes the time constants in a stochastic way. It is
therefore not straightforward to relate to CET maps at different bias conditions.
Alternatively, when performing a fully workload dependent level 2 simulation
by Monte Carlo of a large set of individual defects, it is sufficient to sub-sample
from this set of defects to introduce variability. The large set of defects used
to calculate the BTI workload dependence is a representative set of the entire
distribution of defects. By Poisson sampling from this set of defects, we can
simulate the Poisson induced variability. Moreover, for each defect we will
assign an impact Si which is exponentially distributed such that
∆VTH =
N∑
i=0
Si(Pi > Rand(0, 1)) (5.18)
where N is Poisson distributed. This formulation is similar to the original
Compound Exponential-Poisson distribution given by 3.12. In 5.18 we sum
over all defects present in the transistor multiplied by its assigned occupancy,
by comparing Pi to a random number between 0 and 1, which is identical to
summing over all charged defects.
The fully workload dependent level 2 and 3 simulation can thus be viewed as a
duality. The variability can be simulated directly, or its average behavior can
be described by stochastic equations that can themselves be solved using Monte
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(a) (b)
(c) (d)
Figure 5.12: (a,c) Grid integration creates a well-defined set of input parameter
points with known probability density (CET map) and computes the output
parameter density by using a numerical (i.e. Riemann) integration. (b,d) Monte
Carlo randomly generates samples according to the input parameter distribution
density and provides an estimate for the output parameter density given by the
number of samples inside a given output interval.
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Figure 5.13: (a) The BTI and RTN variability can be simulated directly, or
(b) its average behavior can be described by stochastic equations that can
themselves be solved using Monte Carlo methods. (c) The variability can also
be added on top of the average value calculated.
Carlo methods. This means that in order to simulate the mean behavior of
the degradation we needs to do a Monte Carlo simulation which simulates a
large sample size of defects. By doing so, we have also calculated the variability
directly. This is further illustrated in Fig. 5.13 which shows 20 random Monte
Carlo traces as function of the simulated stress time. Taking the mean of these
traces (more than 20) represents the average behavior of the degradation. A
level 2 simulation attributes the same average shift to each device. A level 3
simulation adds the variability on top of the average shift using Exponential-
Poisson statistics. Alternatively, by sub-sampling from the Monte Carlo traces
the variability can also be reproduced naturally.
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5.2.2 Full BTI/RTN dynamic emulation
During a dynamic simulation transistor parameters can change as a result of the
applied workloads. This results in a fully coupled simulation where workloads
impact degradation, and degradation in turn impacts the workloads.
This simulation, first proposed by [94], is a complete emulation of the BTI
and RTN degradation mechanism. A circuit netlist is annotated with defect
traps for each transistor. Each defect trap can respond to the applied workload
and be either occupied or unoccupied. There are generally two approaches to
determine the stochastic charged state over time. The first approach is similar
to the level 2 and 3 simulation where the occupancy probability is calculated
and evaluated at each time step. If the defect is in the charged state, the
probability for emission equals
Pe(t+ ∆t) = Pe,∞
(
1− e−∆t( 1τe(t) + 1τc(t) )
)
. (5.19)
If the defect is in the uncharged state, the probability for charging equals
Pc(t+ ∆t) = Pc,∞
(
1− e−∆t( 1τe(t) + 1τc(t) )
)
, (5.20)
where
Pe,∞ =
τc(t)
τe(t) + τc(t)
Pc,∞ =
τe(t)
τe(t) + τc(t)
(5.21)
are the steady state probabilities for the emission and capture event, respectively.
This is a more ‘continuous time’ approach compared to the discretized approach
of Eq. 5.17. At each time step, the capture of emission probability is compared
to a uniform random number between 0 and 1 to determine if the event happens.
The second approach is to calculate an ‘event time’ for the charging and
discharging of the defect. At each change of occupancy state, the time to the
next state change is calculated by drawing an exponential random variable from
the time constants as
∆tc ∼ Exp(τc)
∆te ∼ Exp(τe)
(5.22)
This latter approach requires less computational resources compared to the
former approach because the calculation is not performed at every time step.
However, the last approach is only accurate if the time constants are assumed
to be constant till the next event, which cannot be guaranteed. In fact we are
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Figure 5.14: Compatibility truth-table for BTI model implementations. A
question mark signifies the implementation is, in theory, possible but not
straight-forward or unpractical.
predicting the future by calculating the next event without accurately knowing
the future workload.
5.3 A Verilog-A reliability compact model
In the previous section we discussed the various modeling abstractions of
workload dependent BTI degradation. These modeling approaches, however,
might not be compatible with the way circuit simulation is performed due to
implementation restrictions. Figure 5.14 shows the compatibility of various
implementation methods with the 4 modeling abstractions discussed in the
previous section. The various implementation methods are listed below
• External: the BTI is calculated using an external program/tool using a
pre-determined workload. The BTI degradation is then annotated to the
netlist by changing the VTH parameters of the transistors.
• RC equivalent circuit: the BTI charging and discharging is mimicked by
an RC equivalent circuit which is connected to the gate of the transistor.
Transistors can degrade during simulation.
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• BSIM compact model: the BTI model is incorporated into the BSIM
code.
• Verilog-A wrapper: the BTI model is incorporated into a Verilog-A
wrapper.
BTI can be simulated using an external simulator and is added to the circuit
simulation as annotation. Calculating the BTI degradation externally has the
advantage of of being fast and efficient when using dedicated mathematical
software. Since the workload is needed for calculating the BTI degradation,
upfront abstraction of that workload will need to be provided to the external
simulator. The external simulation approach is typically used in a pre-stress
and post-stress simulation approach. This approach is capable of simulating
up to level 3 but cannot do a fully coupled level 4 simulation as the circuit
simulator and BTI degradation calculation are separated.
Other candidates are the direct incorporation into BSIM and using a Verilog-A
wrapper. Direct incorporation into e.g. the BSIM core model is, however,
undesired since it would be restricted to that BSIM model. The Reliability
compact model should be compatible with any compact device model. Therefore
it is argued that the Verilog-A wrapper will be the most suited approach to
incorporate reliability degradation into circuit simulation. Ultimately, only
the Verilog-A based approach meets all must-have requirements for proper
incorporation in the standard API for commercial EDA tools, listed in [129].
5.3.1 The Verilog-A wrapper methodology
In this work, a Verilog-A wrapper is chosen to implement a compact model for
BTI and RTN time-dependent variability. The Verilog-A modeling language
for analog behavior perfectly suits the needs for BTI and RTN implementation
in the lowest level of SPICE simulation. It allows to program analog circuit
components with highly non-linear behavior and support many mathematical
constructs like distributions and a large set of basic functions. Figure 5.15
shows the hierarchical structure of the device compact model. A Verilog-A
module wraps around the core BSIM compact model and allows to alter the
currents and voltages seen by the core device. Implementing a VTH shift can
be a straightforward as adding a variable voltage source on the gate of the core
device to comprehend all BTI and RTN defect related reactions. This wrapper
allows to simulate all 4 levels. The high level data flow for the Verilog-A module
is given in Fig. 5.16.
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Figure 5.15: Hierarchical structure of the device reliability compact model. A
Verilog-A module wraps around the core BSIM compact model and allows to
alter the currents and voltage seen by the core device
5.3.2 Model input parameters
The verilog-A compact model relies on many input parameters to describe the
complete BTI and RTN time-dependent variability. We can break this down
into a defect impact (electrostatics) part and a kinetics part.
5.3.2.1 Defect impact
The defect impact can be modeled as an impact on critical transistor parameters
like VTH , sub-threshold slope SS or transconductance gm to name a few. In
this work only the ∆VTH is assumed to impact the device. The ∆VTH has been
shown to be exponentially distributed around the mean value η which scales
reciprocally with gate area. Each defect is thus characterized by a stochastic
∆VTH which is calculated using η. The number of defects will be Poisson
distributed around a mean value determined by the defect density and gate area
of the device. The input parameters governing the impact on the device are
• defect impact distribution parameter η
• defect density parameter nd
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Figure 5.16: Data flow showing the input and output parameters of the Verilog-
A module. Input parameters consist of instance parameters, unique to each
device such as device dimensions and the aged parameters, and compact model
parameters describing the BTI and RTN. The SPICE analysis combined with
the degradation level analysis define the internal algorithms. Output parameters
impact the behavior of the device through e.g. ∆VTH as well as other parameters.
5.3.2.2 Defect kinetics
The defect kinetics can be described using capture and emission time constants.
These time constant are distributed and moreover dependent on temperature
and gate bias. The current most advanced modeling of oxide switching traps is
based Non-radiative-MultiPhonon (NMP) transitions, which takes into account
the underlying atomic organization. The NMP model can accurately predict the
temperature and bias dependency of capture and emission time constants. The
NMP model however relies on many input parameters describing the adiabatic
potential barrier and structural relaxation energies. For compact modeling
purposes an abstraction is made and the apparent activation energy can be
assumed to be temperature dependent by Arrhenius’ equation as
τ ≈ Ae− EakBT (5.23)
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where A is a constant and Ea the activation energy. Furthermore the activation
energy can be assumed to be linearly dependent on oxide electric field such that
can write
τ ≈ τ0e−
Ea0+αFox
kBT (5.24)
where, α is a linear dependence coefficient modeling the gate bias dependence,
through oxide field Fox, of the time constants. The oxide field will be
approximated as
Fox ≈ VOV
tinv
≈ VG − VTH,0
tinv
.
(5.25)
The coefficient α is a distributed parameter that lumps and approximates
the NMP model behavior. From a compact modeling point of view we can
furthermore represent the time constant by a generic function, dependent on gate
bias and temperature. By rearranging Eq. 5.24 we can introduced additional
coefficients which capture both the temperature and the gate bias dependence
as
τ ≈ ea+bFox+c 1T +dFoxT . (5.26)
Compared to Eq. 5.24, coefficient b is added to capture additional voltage
dependence. The logarithm of the time-constant can thus modeled as a
polynomial surface,
log(τe) ≈ ae + bex+ cey + dexy
log(τc) ≈ ae + bex+ cey + dexy
(5.27)
where x = Fox and y = T−1. Each parameter a, b, c and d is assumed to be
Normally distributed with cross correlations. If we define a parameter vector
X as
X =

ae
be
ce
de
ac
bc
cc
dc

(5.28)
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where the entries are random variables, each with finite variance, then the
covariance matrix Σ is the matrix whose (i, j) entry is the covariance
Σi,j = Cov(Xi,Xj). (5.29)
We also define the matrix M whose (i) entry is the expectation value
Mi = E(Xi). (5.30)
These two matrices Σ andM fully define the multivariate Normally distributed
parameter space describing the temperature (T ) and field (Fox) dependence
of the time constants τe and τc together with all cross-correlations. Using the
mean and covariance matrices it is possible to generate correlated stochastic
parameters ofX. Since Verilog-A does not support multivariate random number
generation, we will generate the parameters using the Cholesky decomposition
of Σ defined as
Σ = LL∗, (5.31)
where L is a lower triangular matrix with real and positive diagonal entries,
and L∗ denotes the conjugate transpose of L. The random parameter vector
can then be calculated as
X = M +LR, (5.32)
where, R is a vector whose components are independent standard Normal
variates. The entries of R can be readily generated in Verilog-A.
With this compact modeling approach both 4-state Non-radiative-MultiPhonon
(NMP) transitions and classical Double-Well (DW) transitions can be
represented. The input parameters governing the defect kinetics are
• LNMP and MNMP
• LDW and MDW
• ADW
where ADW is the fraction of DW to total traps defined as
ADW =
NDW
NDW +NNMP
(5.33)
where NDW and NNMP are the number of DW and NMP traps.
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5.3.3 Initialization
Each simulation is initialized by attributing a given number of defects to each
device which is Poisson distributed around the mean value ndWL, where nd
is the defect density. Each defect is then characterized by its capture and
emission time constant combined with gate bias and temperature dependencies.
Algorithm 4 shows the first steps taken during initialization. After the creation
of defects and their parameters, the next step is to initialize the occupancy
state of each defect. The occupancy probability at time-zero is given by the
steady state condition as
Pocc =
τe
τe + τc
∣∣∣
Fox,0
(5.34)
where the field Fox,0 equals the field in the oxide at time-zero. We can also
incorporate past stress which is given by the aged parameters.
Pocc = (PH − PL) 1− e
− DF
fτ∗c
1− e−
1
f (
DF
τ∗c
+ 1−DF
τ∗e
)
(1− e−t(
DF
τ∗c
+ 1−DF
τ∗e
)) + PL (5.35)
where
PH =
τe
τc + τe
∣∣∣
Fox=FH
PL =
τe
τc + τe
∣∣∣
Fox=FL
(5.36)
which are the steady state occupancy probabilities corresponding to the aged
higher (H) and lower voltage (L). The time constants
τ∗c =
(
1
τc
+ 1
τe
)−1 ∣∣∣
Fox=FH
τ∗e =
(
1
τc
+ 1
τe
)−1 ∣∣∣
Fox=FL
(5.37)
are equivalent time constants corresponding to the aged higher (H) and lower
voltage (L). After calculating the defect occupancy probability Pocc, it is
compared against a uniform random number (between 0 and 1) to evaluate the
occupancy state. Finally, the total ∆VTH is calculated by summing all defects
impacts multiplied by their occupancy state. The pseudo-Verilog-A code is
listed in Alg. 5.
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Algorithm 4 Creation of the defect parameters
1: procedure Create defects and defect parameters
2: if FlagMC==1 then
3: Navg = ndWL;
4: else
5: Navg = 104;
6: end if
7: Ntraps = Poissrnd(Navg);
8: for (i=1,i<=Ntraps,i=i+1) do
9: S[i]=Exprnd((Nd/Navg)η0);
10: for (j=1,j<=8,j=j+1) do . generate independent random variates
11: R[i]=Normrnd(0,1);
12: end for
13: if ADW<Rand(0,1) then
14: for (j=1,j<=8,j=j+1) do . parameters equal expected value
15: X[j]=MDW [j];
16: end for
17: for (j=1,j<=8,j=j+1) do . perform matrix operation
18: for (k=j,k<=8,k=k+1) do
19: X[i]=X[i]+LDW [j,k] R[i];
20: end for
21: end for
22: else
23: for (j=1,j<=8,j=j+1) do . parameters equal expected value
24: X[j]=MNMP [j];
25: end for
26: for (j=1,j<=8,j=j+1) do . perform matrix operation
27: for (k=j,k<=8,k=k+1) do
28: X[i]=X[i]+LNMP [j,k] R[i];
29: end for
30: end for
31: end if
32: ae = X[1]
33: be = X[2]
34: ce = X[3]
35: de = X[4]
36: ac = X[5]
37: bc = X[6]
38: cc = X[7]
39: dc = X[8]
40: end for
41: end procedure
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AC DC tran
level 1 A A A/T
level 2 A A A/T
level 3 A A A
level 4 A/T
(a)
AC DC tran
level 1 C C C
level 2 C C C
level 3 C/MC C/MC C/MC
level 4 MC
(b)
Table 5.1: Compatibility of reliability simulation levels to SPICE analysis.
Entries indicate possible combinations. (a) The entry values indicate how the
degradation/aging can be incorporated, ‘A’ by aged parameters and ‘T’ by
transient analysis. (b) The entry values indicate corner case simulation ‘C’ or
Monte Carlo simulation ‘MC’.
A stream of consecutive workloads can also be calculated as
Pocc[i] = (PH [i]− PL[i]) 1− e
− DF [i]
fτc[i]∗
1− e− 1f[i] (DF [i]τc[i]∗+ 1−DF [i]τe[i]∗ )
(1− e−t(DF [i]τc[i]∗+ 1−DF [i]τe[i]∗ )) + PL[i]
+(Pocc[i-1]− PL[i])e−t[i](
DF [i]
τc[i]∗+
1−DF [i]
τe[i]∗ )
(5.38)
such that the initial degraded state is calculated from one workload phase to
another as was introduced in Fig. 5.10. The aged parameters (DF ,f , VH , VL
and t) can therefore be single scalars or vectors of equal size, where each entry
corresponds to one workload.
5.3.4 Simulation
After the creation and initialization of the defects, the simulation function of
the compact model is called. Depending on the level of reliability simulation
(level 1 to 4) and the SPICE analysis (DC, AC, tran, corner case or Monte
Carlo), different algorithms will be called as shown in Table 5.1.
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Algorithm 5 Initialization of defect occupancy
1: procedure Initialize defect occupancy
2: for (i=1,i<=Ntraps,i=i+1) do . Calculate parameters
3: τeL[i] = exp(ae + beVL/tinv + ce/T + deVL/(tinvT ));
4: τcL[i] = exp(ac + bcVL/tinv + cc/T + dcVL/(tinvT ));
5: τeH [i] = exp(ae + beVH/tinv + ce/T + deVH/(tinvT ));
6: τcH [i] = exp(ac + bcVH/tinv + cc/T + dcVH/(tinvT ));
7: PH [i] = τeH [i]/(τcH [i] + τeH [i])
8: PL[i] = τeL[i]/(τcL[i] + τeL[i])
9: τ∗e [i] = (1/τcL + 1/τeL[i])−1
10: τ∗c [i] = (1/τcH + 1/τeH [i])−1
11: P1[i] = 1− exp(−DF/(fτ∗c [i]))
12: P2[i] = 1− exp(−DF/(fτ∗c [i])− (1−DF )/(fτ∗e [i]))
13: P3[i] = 1− exp(−t(DF/(τ∗c [i]) + (1−DF )/(τ∗e [i])))
14: Pocc[i] = (PH [i]− PL[i])(P1[i]P3[i]/P2[i]) + PL[i]
15: end for
16: for (i=1,i<=Ntraps,i=i+1) do . Evaluate defect state before aging
17: if PL[i] > Rand(0,1) then
18: State0[i] = 1
19: else
20: State0[i] = 0
21: end if
22: end for
23: for (i=1,i<=Ntraps,i=i+1) do . Evaluate defect state after aging
24: if Pocc[i] > Rand(0,1) then
25: State[i] = 1
26: Pe[i] = 0
27: Pc[i] = 1
28: else
29: State[i] = 0
30: Pe[i] = 1
31: Pc[i] = 0
32: end if
33: end for
34: for (i=1,i<=Ntraps,i=i+1) do . Calculate ∆VTH
35: ∆VTH = ∆VTH + S[i](State[i]− State0[i])
36: end for
37: V (g, gx) = ∆VTH ;
38: end procedure
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5.3.4.1 AC, DC and Transient analysis
Only in the case of the SPICE analysis being transient (tran) can the defect
occupancy state be updated at run-time in a level 4 simulation. In all other
analyses the defect occupancy states will be unchanged from those calculated
in the initialization. Depending on the defect occupancy state, the probability
for emission Pe or capture Pc is calculated and evaluated for each time step
using Eqs. 5.19 and 5.20. The change of defect occupancy state is evaluated by
comparing Pc or Pe against a uniform random number (between 0 and 1). After
each state change, Pc or Pe is reset accordingly. The pseudo-Verilog-A code
for transient analysis is listed in Alg. 6. In DC and AC analyses, the defect
occupancy states will be unchanged from those calculated in their initialization.
The pseudo-Verilog-A code for DC and AC analyses is listed in Alg. 7.
5.3.4.2 Monte Carlo and corner analysis
By stochastically calculating the contributions of all individual defects,
distributed in each transistor, Monte Carlo analysis comes naturally to the
BTI simulation. In order to perform a corner analysis, e.g. a typical corner
representing the mean degradation behavior, we make use of the same stochastic
algorithms but simulate only once for a sufficiently large number of defects.
Depending of a flag FlagMC which is set to 1 for Monte Carlo analysis and
to 0 for typical analysis, the number of defects will be calculated as shown in
beginning of Alg. 4. The defect impact is calculated as a random exponential
variate around the mean value of η, which scales reciprocally with gate area. In
order to accommodate corner simulation, the defects mean value is calculated
by using the mean number of defects Navg and the defect density nd as and
input variable
η = nd
Navg
η0, (5.39)
such that we have eliminated the gate area dependency. If the defect number
is set to a high value, induced by a corner simulation (e.g. 10000 defects), the
defect impact will scale appropriately without having to artificially alter gate
areas.
5.4 Reliability simulation flow
As introduced in Section 5.1, most academic and commercial reliability
simulation tools perform the analysis in 2 steps. The first simulation is performed
on a fresh netlist to determine the fresh FOM. Then parameters of the used
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Algorithm 6 Transient defect switching
1: procedure tran
2: ∆t = t− t−1 . Calculate simulator time step
3: t−1 = t
4: for (i=1,i<=Ntraps,i=i+1) do . Calculate time constants
5: τe[i] = exp(ae + beVG/tinv + ce/T + deVG/(tinvT ));
6: τc[i] = exp(ac + bcVG/tinv + cc/T + dcVG/(tinvT ));
7: end for
8: Pe,∞ = τc[i]/(τe[i] + τc[i])
9: Pc,∞ = τe[i]/(τe[i] + τc[i])
10: for (i=1,i<=Ntraps,i=i+1) do
11: if State[i] ==0 then . In unoccupied state
12: if Pc[i] > Rand(0,1) then
13: State[i] = 1
14: Pe[i] = 0
15: Pc[i] = 1
16: else
17: State[i] = State[i]
18: Pe[i] = 1
19: Pc[i] = Pc,∞(1− exp(−∆t(1/τe[i] + 1/τc[i])))
20: end if
21: else . In occupied state
22: if Pe[i] > Rand(0,1) then
23: State[i] = 0
24: Pe[i] = 1
25: Pc[i] = 0
26: else
27: State[i] = State[i]
28: Pe[i] = Pe,∞(1− exp(−∆t(1/τe[i] + 1/τc[i])))
29: Pc[i] = 1
30: end if
31: end if
32: end for
33: for (i=1,i<=Ntraps,i=i+1) do . Calculate ∆VTH
34: ∆VTH = ∆VTH + S[i]State[i]
35: end for
36: V (g, gx) = ∆VTH ;
37: end procedure
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Algorithm 7 Static degradation during AC and AC analysis
1: procedure DC and AC
2: V (g, gx) = ∆VTH ;
3: end procedure
MOS model (e.g. BSIM4) are altered to mimic the effect of BTI degradation.
Next, the simulation is performed again, using the aged devices, to yield the
behavior of an aged circuit.
The Verilog-A reliability compact model allows to perform this two-step process
with some additional advantages illustrated in Fig. 5.17. First of all, the
reliability model is completely hidden for the simulator and seen as a ‘black-box’.
This results in a minimum of additional constructs to enable this reliability flow.
Secondly, all the calculations of degradation related parameters are conducted
inside the Verilog-A model. This again allows for a simple incorporation into the
standard EDA flows as no calculations have to be performed by the Reliability
API. The API itself only needs to update the aging related parameters of
the compact model. Finally, due to the generic reliability compact model, all
reliability analyses can be simulated. The aged simulation can be a static aged
simulation or a fully coupled (level 4) simulation.
The Verilog-A wrapper is thus included inside the device model which is done
using a so-called inline sub-circuit. To the simulator this sub-circuit is treated
as a black box transistor model. Below is the Spectre1 code for the inline sub-
circuit. Aged parameters and analysis flags are treated as instance parameters
and can be excessed when calling the sub-circuit. All reliability compact model
related parameters, e.g. the entries of the mean parameter matrix M and
Cholesky transform matrix L, are hidden to the user.
inline subckt nch_mac ( d g s b )
parameters
+ L= ...
+ W=...
+ ...
+ aged_DF = 0 // duty factor of stress
+ aged_f = 1 // stress frequency [Hz]
+ aged_t = 0 // stress time [s]
+ aged_VL = 0 // stress low voltage [V] in abs
+ aged_VH = 1 // stress high voltage [V]
+ aged_temp = 300 // stress temperature [K]
+ RELMOD = 0 // flag to turn on reliability
1Spectre is a commercial SPICE-class circuit simulator
RELIABILITY SIMULATION FLOW 191
Figure 5.17: Generic reliability simulation flow. The simulation deck is almost
identical to a standard i.e. non-reliability incorporated simulation. Additional
aging related commands need to be put in place to incorporate the BTI analysis
levels and aged information. Using a generic API, the aged parameters and
reliability analyses are parsed to the device model which contains the reliability
wrapper.
+ rel_level = 1 // reliability analysis level
nch_mac ( d gx s b ) nfet
+ L = L
+ W = W
+ ...
bti_wrap (d g gx s b) bti
+ L = L
+ W = W
+ aged_DF = aged_DF
+ aged_f = aged_f
+ aged_t = aged_t
+ aged_VL = aged_VL
+ aged_VH = aged_DF
+ aged_temp = aged_temp
+ RELMOD = RELMOD
+ rel_level = rel_level
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+ n_seed = bti_seed // random seed
+ t_inv = ... // Inversion oxide thickness
+ VTH0 = ... // time -0 VTH
+ eta0 = ... // area normalized defect impact
+ n_D = ... // total defect density
+ M1 = ... // first entry of M vector
+ ...
+ M8 = ... // last entry of M vector
+ L11 = ... // first entry of L matrix
+ ...
+ L88 = ... // last entry of L matrix
model nfet bsim ...
+ ...
ends nch_mac
Monte Carlo capabilities are enabled by providing a random seed number to
the Verilog-A module calculated by the statistics block in the model card. This
ensure that the same reliability simulation is performed for identical seed values
set by the simulator.
section stat_localmc
parameters n_seed =0 // nmos random seed
parameters p_seed =0 // pmos random seed
...
statistics{
mismatch{
vary n_seed dist=unif N=1
vary p_seed dist=unif N=1
...
}
}
Reliability can then be introduced when calling the transistor model providing
the necessary aging parameters. Some examples are given here.
Xn (D G S B) nch_mac // without reliability
Xn (D G S B) nch_mac aged_t =1e8 aged_DF =1
+ aged_VH =1 RELMOD =1 rel_level =1 aged_Temp =300
Xn (D G S B) nch_mac aged_t =1e8 aged_DF =1
+ aged_VH =1 RELMOD =0 rel_level =1 aged_Temp =300
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The Verilog-A wrapper methodology can be used in either a manual
configuration, for academic purposes, or be integrated into standard EDA-
tools. Moreover no severe implications are foreseen for implementing into
industry standard simulation flows.
5.5 Summary
In this chapter, an overview was given on the SotA kinetic models for BTI and
the implementation thereof for device and circuit simulation. The main focus
was on the defect-centric approach of modeling workload dependent BTI and
RTN degradation, as is allows to capture both the mean and stochastic behavior
in a combined way. In the SotA however, a mixture of various methodologies
can be found were the main focus lies on academic demonstrations lacking
practical use for industry standard EDA tools. To address this issue, we
have juxtaposed the various modeling abstraction levels and compared them
to different compact modeling implementations. In order to cover the wide
range of SPICE analyses and BTI workload degradation abstraction levels, a
novel Verilog-A based wrapper was introduced. This compact model allows to
incorporate all BTI related electrostatics and kinetics in standard EDA-tools
as a ‘black box’ without any custom simulation flow. In can therefore be used
in either a manual configuration for academic purposes or be integrated as is
into standard EDA-tools or industry standard simulation flows. In Chapter 7
simulation results for level 1-3 are presented [173]. Conclusive simulation results
for the dynamic level 4 were not able to be obtained within the time scope of
this work and is considered future work. This work presented in this Chapter
has not been published and will also be future work.

Chapter 6
High sigma SRAM simulation
Recent advances in understanding Bias Temperature Instability (BTI) in terms
of individual gate oxide defects has created a paradigm shift towards describing
degradation in terms of time-dependent variability. This added time and
workload-dependent dimension to the variability analysis has proven to be
a considerable design challenge. Moreover, the non-Normally distributed
∆VTH creates compatibility issues with the current SotA statistical assessment
techniques for evaluating high sigma yields of SRAM cells.
Section 6.1 will first introduce SotA techniques for simulating time-0 variability,
mainly limited by Normal input distributions and constrained by simulation
time. Section 6.2 will present a novel Non-Monte-Carlo numerical simulation
methodology capable of evaluating circuit performance under workload-
dependent BTI degradation for arbitrary input distributions. In section 6.3,
the application of the methodology to SRAM bit cells is shown, simulating
performance and stability metrics. The original work presented in this chapter
has been published in the authored work of [170].
6.1 State of the Art Methodologies for statistical
estimation of SRAM Figure Of Merits
The 6T Static Random Access Memory (SRAM) cell has been the principal
element of embedded memory for the last decades and has effectively scaled down
to deca-nanometer technologies. Due to the minimum device dimensions needed
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(a) (b)
Figure 6.1: (a) SRAM bit cell scaling across technology nodes. (b) SRAM cache
size scaling over the years. Data taken from International Solid-State Circuits
Conferences [2000-2016].
to target high densities, SRAM cells are prone to random VTH variability.
Moreover, due to the ever increasing SRAM capacities per chip, proper
evaluation of the statistics at high sigma is needed to accurately predict yields
(See fig. 6.1 ).
More general, coping with transistor parameter variability has become a
significant design challenge for current State of the Art (SotA) VLSI design.
Adding to this is the stochastic nature of device degradation mechanisms, leading
to biasing and further widening of the time-zero performance distributions under
circuit operating conditions.
To assess the SRAM yield, typically three steps are taken:
• Generation of process induced random samples of transistor parameters
• Simulation of the impact of variation on the SRAM Figure of Merits (FoMs)
• Determine the yield depending on the failure criteria
Various methods exist that aim to speed up this process by mainly reducing the
simulation time of step 2. This can be done by either reducing the number of
required simulations or using simplified models for evaluation. Both techniques
will be discussed below.
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6.1.1 Direct Monte Carlo
The so-called Monte-Carlo technique is a computational algorithm that relies
on repeated random sampling in order to obtain numerical results. Suppose
we want to find the yield of an SRAM with the performance function given
by f(x) where the input x is stochastic, e.g. VTH . To determine the yield, we
need a performance criteria which determines the pass or failure of the cell as
f(x) > fc, where fc is the minimum performance needed for the SRAM to pass.
This can be represented using a failure function F (x) as
F (x) =
{
1 for f(x) > fc,
0 for f(x) < fc.
(6.1)
To evaluate the probability of failure Pf , we have to solve the integral
Pf = P (f(x) < fc) =
∫ −∞
−∞
F (x)pdfx(x)dx (6.2)
The problem in solving this integral is that we do not know the exact function of
F (x) and, moreover, there are usually multiple stochastic variables determining
the failure probability. Equation 6.2 is therefore solved using Monte Carlo
techniques as
Pf ≈ 1
N
N∑
i=0
F (xi) (6.3)
where xi is a generated sample that follow the distribution of the process
variation parameters and N the number of samples. The probability of failure
can be visualized using a cumulative probability plot as shown in Fig.6.2a.
Monte Carlo simulation provides quantifiable and accurate results for arbitrary
input distributions and can be used to assess read and write stability of SRAM
cells [84]. However this approach is generally far too slow for evaluating yields up
to 5-6 sigma, needed for array sizes of a few Mb, since this requires ∼100 billion
simulations. Reducing the number of MC simulations and using extrapolation
of the output distribution can be used to estimate the probability of failure as
shown in Fig.6.2b. Assuming the output distribution is Normal, the probability
of failure, expressed in Standard Normal Quantiles, is given by
Pf,SNQ =
E(x)− fc√
Var(x)
(6.4)
where E(x) and
√
Var(x) are the mean and standard deviation estimates from
simulated distribution. It is evident that this approach introduces errors when
the failure criteria is further away from the mean of the distribution and
moreover when the output distribution deviates from the Normal distribution.
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(a)
(b)
Figure 6.2: Estimation of the probability of failure Pf using Monte Carlo. (a)
The simulated output distribution is plotted on a cumulative distribution plot,
with Standard Normal scale, where Pf can be read off from the crossing of the
distribution with the boundary set by the failure criteria fc. (b) If the number
of samples is too low to reach the failure criteria, extrapolation can be used.
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6.1.2 Importance sampling
Using direct Monte Carlo simulation many samples are simulated near the mean
of the distribution while only very few samples are located near the region
of interest, namely where the failure criteria is located. As a consequence,
many samples need to be simulated in order to accurately estimate the failure
probability. Importance sampling tries to reduce the number of samples by
sampling more in the tail then around the bulk of the distribution [95, 181, 127].
This can be done by skewing the original input distribution to allow for a higher
probability of samples being generated in the region of interest.
The assessment of the final failure probability is the same as for direct Monte
Carlo with the addition of a weight for each sample to compensate for the
increased sampling probability in the failure region as
Pf ≈ 1
N
N∑
i=0
F (xi)
pdfx(xi)
h(xi)
(6.5)
where h(x) is the distorted probability density function. A typical distortion
function used is the shifted mean case, with h(x) = pdfx(x − µs), where the
mean shift µs is chosen toward the region of failure. The main issue with these
approaches is the ambiguity on the distortion to be used. Large distortions
can introduce significant errors while low distortions do not provide significant
speed-ups. Moreover, knowledge on the region of failure is needed which is in
practice difficult to achieve, especially for high numbers of input parameters.
6.1.3 Rejection model based
Rejection based approaches use a classifier which states if the generated sample
needs to be evaluated (simulated) or not [146]. This classifier is determined
in an initial step by simulating a small set of samples which builds a map of
the input parameter space to the output parameter space. The classifier is
then typically set more conservative than the actual border between pass an
failure. As the number of random input samples are generated, the classifier
filters out critical points but blocks those samples that are unlikely to fall in the
failure region. As the classifier is faster than one Monte Carlo circuit simulation,
significant speed-ups can be obtained. Variants of this approach exist which use
an adaptive classifier that is updated during the simulation by learning from
simulation of the critical samples [147].
Quantifiable verification, however, is difficult to achieve for input parameter
distributions other than normal or log-normal statistics. Moreover, it is difficult
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to assess the true failure probability due to the unknown on the actual failure
region edge.
6.1.4 Analytical model
One technique to reduce the overall simulation time is to make use of an
analytical model describing the behavior of the SRAM circuit. The idea
to speed up the simulation can be two-fold. Firstly, the evaluation of the
analytical equations can be significantly faster than simulating the SRAM
circuit in a SPICE simulator. Secondly, if the output FOM can be described by
straightforward closed form solutions it can be possible to propagate the input
distribution using a transfer function to yield an output distribution.
A simplified example of the last approach is the ‘so-called’ sensitivity analysis
[72]. In this approach, small perturbations of the input parameter space are
simulated around the nominal case to assess the sensitivity of the output FOM.
Sensitivity can be used to estimate the mean µSNM and standard deviation
σSNM of the SNM as function of the transistor VTH as
µSNM = SNM0 +
1
2
N∑
i=0
∂2SNM
∂V 2TH,i
σ2VTH,i
σSNM =
√√√√ N∑
i=0
∂SNM
∂VTH,i
σ2VTH,i
(6.6)
where the SNM0 is the nominal simulated value andN the number of transistors.
Equation 6.6 can thus be viewed as the statistical propagation of VTH through
an analytical polynomial function that describes the SNM as function of that
input parameters space, being VTH . Although the analytical model increases the
overall simulation efficiency, it suffers from inaccuracies which are introduced
due to the many approximations needed to reach the simplified analytical model.
6.1.5 Worst-case distance
The worst-case distance (WCD) approach is another approach used in SRAM
yield analysis. Instead of finding the failure probability, Worst-Case-Distance
solves the optimization problem that finds the worst-case vector of normalized
variations that maximizes the failure probability [99, 8].
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The concept is illustrated in Fig. 6.3a for a simplified two dimensional
problem. Here contours of equal probability density are plotted as function
of normalized input parameters x1 and x2 which are assumed to be Normally
distributed. There is a certain region of failure where the particular combination
of input parameters results in an output value which does not meet the failure
criteria. The WCD finds the point that maximizes the failure probability, i.e.
corresponding to the smallest parameter vector.
In literature however, there are different ways to determine the probability
failure from that WCD vector. One approach computes the best-case failure
probability as
Pf =
N∏
i=0
P (∆VTH,i ≥ kiσVTH,i) (6.7)
where ki is the normalized variation with respect to the standard deviation at
the WCD point, i.e. the WCD coordinates. A more worst-case approximation
is computed as
Pf =
N∏
i=0
(
1− P (∆VTH,i ≤ kiσVTH,i)
)
. (6.8)
Equations 6.7 and 6.8 are in fact the best and worst case combination of the
marginal probability failure of xi. A more correct assessment is however to
compute the multivariate joint failure probability as
Pf = 1− FChi2(||z||2, N) (6.9)
where, FChi2 is the cumulative probability function of the Chi-squared
distribution with ||z||2 the squared norm of the WCD vector and N the degrees
of freedom. Graphically the Chi-squared cumulative distribution equals the
area enclosed by the contour defined by the WCD point.
Figure 6.3b shown the calculation of the failure probability which can be
represented as an area integral of the input parameter probability density
function. Since the output response is usually simulated only up to the WCD
point, it is difficult to assess the true failure probability due to the unknown on
the actual failure region edge.
Since WCD approaches simulate the output response only up to the WCD point,
it is difficult to assess the true failure probability due to the unknown on the
actual failure region edge. Also here, input parameter distributions other than
normal or log-normal statistics are usually not considered.
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(a) (b)
Figure 6.3: (a) Worst-Case-Distance solves the optimization problem that
finds the worst-case vector of normalized variations that maximizes the failure
probability. Contours of equal probability density are plotted as function of
normalized input parameters x1 and x2. (b) Different approaches to estimate
the failure probability based on the WCD point. Best-case and worst case
combination of the marginal failure probabilities Pf,x1 and Pf,x2 are indicated
in red. Joint failure probability is governed by the Chi-squared cumulative
distribution equal to the area in grey.
6.2 Non-Monte-Carlo methodology for high-sigma
simulations
Circuit simulation with degraded ∆VTH distributions can be approximated
by a normal distribution, however resulting in discrepancies in the tail of the
final distribution. Proper evaluation of the Exponential-Poisson distribution
is therefore needed to assess the impact on the circuit performance at high
quantiles. Non-Normal statistics, inherent to many degradation mechanisms
like BTI, combined with workload dependence of the degradation requires a
simulation methodology that can
• assess the circuit performance for arbitrary input distributions
• do fast evaluation of different workload-dependent input distributions.
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This combination is lacking in the SotA.
6.2.1 SRAM bit-cell FoMs
Figure 6.4a depicts the studied cell, which is the most commonly used 6-T SRAM
structure for embedded memory. The SRAM cell is comprised out of 4 core
transistors, PMOS Pull UP (PU1, PU2) and NMOS Pull Down (PD1, PD2).
Pass Gate NMOS transistors (PG1, PG2) are used to read and write the value
(Q/Q) stored by the core transistors using the Word Lines (WL) and Bit Lines
(BL/BL) . Pass gate and core transistors are assumed to share their bulk
connections which are tied to the supply rails VDD and VSS .
To quantify the impact of BTI stress, static margins will be used where the
Static Noise Margin (SNM) is calculated from the butterfly analysis (Fig. 6.5)
[145]. The internal nodes Q and Q are independently swept from 0 to VDD
and their complementary nodes Q and Q respectively are monitored. These
provide two Voltage Transfer Curves (VTCs) which are plotted in a butterfly
plot. Here the SNM is defined as the minimum of the two Seevinck squares we
can fit inside the eyes of the butterfly curve.
The shape of the butterfly curve is highly dependent on the VTH of all SRAM
transistors. Taking this into account, the SNM becomes a 6-dimensional non-
analytical function. Numerical representation of the response surface, shown in
Fig. 6.6, will be used where a SPICE level simulator is used to calculate the
SNM response surface. A distinction is made between Hold SNM (HSNM) and
Read SNM (RSNM) where the first is obtained with the WLs off and the latter
one with the WLs on. The HSNM represent the stability of the cell during
‘hold’ mode and the RSNM represent the stability of the cell during ‘reading’
mode when the WLs and BLs are activated as illustrated in Fig. 6.5.
6.2.2 Calculation of output statistics using response surface
Figure 6.6 illustrates the response surface for output parameter SNM(ζ) as
function of input parameter space ζ. The corresponding SNM Probability
density function (PDF) can be evaluated by propagating the PDF g(ζ) of the
input parameters via the output response surface SNM(ζ) (6.7a). The SNM
probability density f(x), can be evaluated by integrating g(ζ) over all values of
ζ for SNM(ζ) = x,
204 HIGH SIGMA SRAM SIMULATION
(a)
Figure 6.4: The 6T-SRAM cell used for simulation.
(a) (b)
Figure 6.5: SNM margins are obtained by analyzing the VTCs during (a) hold
mode, where the WLs=0V and during (b) read mode WLs=VDD. BTI-induced
∆VTH shift will move the voltage transfer curve, resulting in reduced SNM.
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Figure 6.6: A 2-dimensional slice of the SNM response surface where VTH,1 and
VTH,2 are parameters of the total input parameter space ζ → (VTH,1, . . . VTH,6).
f(x) =
∫
x
g(ζ)dζ (6.10)
where
∫
x
() is the line integral where the function to be integrated is evaluated
along the curve x.
By integration of the PDF, one can obtain the Cumulative Distribution Function
(CDF) of the output parameter SNM as
F (x) =
∫ x
−∞
∫
x
g(ζ)dζdx. (6.11)
Solving this problem has no analytical approach, since the response surface has
no closed form solution and is evaluated using a SPICE simulation. Consequently,
simulating the response surface in a finite amount of time requires truncating
the response surface. This introduces an error on the final SNM CDF and has
to be considered. The error depends on the range taken for the input parameter
domain (Fig. 6.7b) which, for independent input variables is given by
err = 1−
n∏
i=1
ui∫
li
fi(x)dx. (6.12)
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(a)
(b)
Figure 6.7: (a) The Probability Density Function (PDF) g(ζ), [i.e., ζ =
(VTH,1, VTH,2)]. The probability density f(Ci) for a given circuit performance
metric, where SNM(ζ) = Ci, can be evaluated by integrating g(ζ) over the line
Ci. The entire PDF f(x) is constructed by performing line integrals of g(ζ) over
all possible values of x = Ci. The Cumulative Distribution Function (CDF)
is consequently calculated by integration of the PDF. (b) Since the response
surface cannot be constructed for all possible input parameter values, an error
is introduced into the final CDF calculation. This error can be reduced to
acceptable levels by choosing the lower(l) and upper(u) bounds of the input
parameters to be evaluated.
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Figure 6.8: Schematic representation of the numerical calculation of the PDF
value for each contour line Ci. The PDF f(C) can be constructed by sorting
all values according to C. The final CDF F (Cm) can be numerically calculated
by a cumulative sum of gi(ζ), sorted according to C.
This error can be reduced to very low levels by considering a wide input
parameter space to be simulated, making it possible to reach deep into tails.
6.2.3 Mathematically equivalent calculation
Calculating the line integrals for a large enough set of SNM values can be
computationally intensive. However, in this work, a numerical method is
used to calculate the CDF using the same methodology but circumventing the
cumbersome line integrals. Shown in Fig. 6.8 are SNM PDF points calculated
using Eq. 6.10 and placed on the SNM axes, i.e. they are sorted according
to the SNM value. Each PDF point corresponds to a line integral over curve
Ci. Therefore, the PDF points f(Ci) can be unwrapped to their original
contributions being the PDF points g(ζ) for all values of ζ where SNM(ζ)=Ci.
For an equidistant discrete input space (e.g. response surface lookup table), Eq.
6.11) can be rewritten as
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F (Cm) =
m∑
i=1
g(ζi) (6.13)
which is a mathematically equivalent calculation performed by sorting all input
parameters PDF points g(ζi) by their corresponding output value Ci. For
a non-equidistant discrete input space, proper bookkeeping is needed where
weights wi need to be attributed to g(ζi) to calculate the SNM CDF by the sum
F (Cm) =
m∑
i=1
wig(ζi). (6.14)
The weights wi are proportional to the N-dimensional volume of the grid point
points ζi. The methodology can thus make advantage of optimal meshing
schemes for the input parameter space.
6.2.4 Analogy with Monte Carlo integration
Figure 6.9 compares our methodology with the standard MC methodology
where various similarities can be observed. Both methodologies are numerical
integration techniques for calculating the output CDF. Monte Carlo randomly
generates samples according to the input parameter distribution density and
provides an estimate for the output parameter density given by the number of
samples inside a given output interval. Our approach creates a well-defined set
of input parameter points with known probability density g(ζ) and computes
the output parameter density by using a numerical (i.e. Riemann-Stieltjes )
integration.
Compared to MC and extensive MC approaches (e.g. Importance sampling,
Quasi MC), our approach allows for extensive control over the accuracy of the
output distribution by controlling the input parameter points. The methodology
can provide for a uniform accuracy of the output distribution across a wide
sigma range, compared to MC where the accuracy decreases exponentially when
moving towards higher sigmas. Therefore, our methodology can be combined
with finite element modeling techniques using irregular grid sizes.
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(a) (b)
(c) (d)
Figure 6.9: Analogy of our approach with Monte Carlo methodology. (a,c)
Our approach creates a well-defined set of input parameter points with known
probability density g(ζ) and computes the output parameter density by using
a numerical (i.e. Riemann-Stieltjes) integration. (b,d) Monte Carlo randomly
generates samples according to the input parameter distribution density and
provides an estimate for the output parameter density given by the number of
samples inside a given output interval.
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6.3 SRAM simulation and analysis
This section discusses the usage of the non-Monte-Carlo methodology, described
above, to simulate SRAM performance and stability metrics. Although, the
methodology can lend itself so solve most integration problems with low to
medium dimensionality, it was specifically developed for SRAM yield assessment.
6.3.1 Experimental
The 6T SRAM structure is simulated with the parameters of Table I. When
simulating HSNM it is sufficient to create the response surface as a function of
the 4 core transistor threshold voltages (VTH,PU1 , VTH,PU2 , VTH,PD1 , VTH,PD2)
since the pass gate transistors (PG1, PG2) are off and will have no impact on
the VTCs. Contrary, for Read SNM (RSNM) calculation, where the WLs are
high, the pass gate transistors are on and impact the VTCs. Here, the response
surface has to be calculated as function of all 6 transistor threshold voltages
(VTH,PU1 , VTH,PU2 , VTH,PD1 , VTH,PD2 , VTH,PG1 , VTH,PG2). Margins to assess
the writable of the cell, like Write Trip Point (WTP) analysis, also requires
calculating the response surface as function of all 6 transistor’s threshold voltage.
Reducing the dimensionality of the problem using sensitivity analysis is a
necessity since the number of simulation points Npoints to create the response
surface increases exponentially for higher dimensions as
Npoints =
n∏
i
Ni, (6.15)
where Ni are the number of sweep point for dimension i and n the number
of dimensions. Specifically for SRAM analysis, a significant reduction can be
achieved by exploiting the symmetry of the cell as illustrated in Fig.6.10. We
can, e.g., write the RSNM as
RSNM = h(VTH,PU1 , VTH,PD1 , VTH,PG1 , VTH,PU2 , VTH,PD2 , VTH,PG2)
= h∗(f(VTH,PU1 , VTH,PD1 , VTH,PG1), f(VTH,PU2 , VTH,PD2 , VTH,PG2)).
(6.16)
The RSNM of the SRAM cell is some function h() which is dependent on
the VTH of the 6 transistors. Since the RSNM is constructed by comparing
two VTCs, we can construct the function h∗() which is dependent of the two
VTCs characterized by f(). Since f() is identical for both VTCs we only
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Planar FinFET
Tech. node 28 14 10
AV T [mV µm] 2 1.3 1
σ0,PU [mV] 35 22 19
σ0,PD [mV] 30 16 14
σ0,PG [mV] 35 22 19
sizing ratio 2-2-3 1-1-2 1-1-2
VDD [V] 1 0.8 0.7
VTH,0 [V] 0.6 0.25 0.25
Tinv 1.5 1.3 1.2
VOV /Tinv [MV/cm] 2.7 4.2 3.7
An 3.5e-2 3.1e-2 3.1e-2
Ap 1.9e-2 2.0e-2 2.0e-2
γn 4.8 5.2 5.2
γp 2.5 3 3
nn 0.203 0.158 0.158
np 0.186 0.173 0.173
Table 6.1: Transistor and SRAM parameters used for planar and bulk FinFET
technology. The mean ∆VTH is calculated using a power-law model, ∆VTH =
A
(
VG−VTH
tinv
)γ
tnstress, with field and time exponents γ and n and pre-factors A.
need to simulate one side of the SRAM cell circuit to characterize the function
f(VTH,PU , VTH,PDVTH,PG) and reconstruct the response surface using h∗().
A summary of the simulation flow is given in Fig.6.11. The VTCs are simulated
in SPICE for input parameter space ζ∗. This input space is a 3-D subset of
the final 6-D input parameter space ζ. The 6-D SNM space is constructed by
combining VTCs using Eq. 6.16 and calculating the minimum Seevinck square.
Finally, the SNM output is combined with the probability density of the VTH
input space, g(ζ), to compute the RSNM cumulative distribution using Eq.
6.13.
6.3.2 Verification of the methodology
Figure 6.12 shows the methodology applied to the calculation of the RSNM
distribution with time-zero variability at decreasing supply voltage VDD.
Excellent matching of MC samples is obtained at low quantiles but the accuracy
goes up to the 7-8 sigma quantile by choosing a wide enough input range for
creating the response surface according to Eq. 6.12. Due to the flexible setup,
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Figure 6.10: Calculating Q and Q by sweeping voltage Vx uses the same function
f(VTH,PU , VTH,PDVTH,PG), which is dependent on the threshold voltage of the
PU, PD and PG transistors of the left respectively right side of the cell.
Figure 6.11: A Voltage Transfer Curve (V TC) output as function of a 3-D input
parameter space ζ∗ is simulated in SPICE. The V TC space is converted into a
6-D RSNM space by combining VTCs and calculating the minimum Seevinck
square. The RSNM output is combined with the probability density of the
VTH input space, g(ζ), to compute the RSNM cumulative distribution.
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Figure 6.12: RSNM distribution for time-zero VTH random variability at
decreasing supply voltage VDD. Red lines: the numerical propagation technique
can easily reach deep into the tails. Blue markers: Monte Carlo simulation
added for comparison which show excellent agreement. At very low VDD=400
mV excellent fitting of discontinuities when the RSNM becomes 0 is correctly
reproduced. This approach can be used to asses the minimum operation voltage
VMIN for a given yield and RSNM criterion (dotted lines). Notice also the Non-
Normal distribution of the RSNM which is well reproduced by the numerical
propagation methodology.
various supply voltages can be simulated to acquire the minimum operation
voltage under local variability, also referred to as VMIN. For each supply voltage
a response surface is calculated for the FOM which is combined with the device
input distributions. In Fig. 6.12 a VMIN = 700mV is obtained for a yield of -5
sigma at a 20mV RSNM criterion as indicated by the dotted lines.
Since the RSNM is defined as the minimum of the two Seevinck squares that fit
inside the butterfly curve, it will at some point collapse to zero. This will happen
abruptly when the two voltage transfer curves stop overlapping. Consequently,
the RSNM response surface has a discontinuity at RSNM = 0 which will
propagate to the RSNM distribution. These discontinuities of the response
surface are inherently handled which is crucial for numerous circuit output
performance parameters. Notice also the Non-Normal distribution of the RSNM
which is well reproduced by the numerical propagation methodology.
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Figure 6.13: The total VTH distribution (time-zero combined with BTI) can
be approximated by (red) a uniform BTI shift (here 50mV ) or (dotted) a
Normally distributed BTI shift. However the true BTI shift is given by (black)
the Exponential-Poisson distribution.
6.3.3 Exponential-Poisson vs Normal distributed BTI
Figure 6.13 shows the Exponential-Poisson BTI distribution deviates from a
normal distribution for high sigmas. To verify the importance of correctly
simulating the tail of the BTI distribution, HSNM is simulated for 28 nm planar
SRAM cell using an approximating Normal distribution and the Exponential-
Poisson distribution as illustrated in Fig. 6.14a. Using a Normal distribution for
the BTI degradation can cause significant error compared to the Exponential-
Poisson case and will moreover increase further for higher quantiles. Upon
reducing the supply voltage, higher sensitivity for this discrepancy is observed
at lower VDD as shown in Fig. 6.14b which can severely underestimate the
minimum supply voltage for data retention. Planar technologies show a higher
discrepancy compared to FinFET due to the higher intrinsic variability. FinFET
technologies on the other hand show higher sensitivity of the discrepancy as
function of supply voltage.
Using the methodology, fast sensitivity analysis for worst case -6 quantile can
be performed for supply voltage lowering and as a function of stress time, shown
in Fig. 6.15. Here FinFET technology proves to have a higher robustness
for SRAM cell hold stability at lower voltages. BTI degradation results in an
SRAM SIMULATION AND ANALYSIS 215
(a)
(b)
Figure 6.14: Discrepancy between an approximating Normal distribution and
the Exponential-Poisson distribution for BTI induced ∆VTH (a) Hold SNM
degradation for 28 nm planar SRAM simulated for time-zero variation and for
BTI degradation using a Normal and Exponential-Poisson distribution. (b)
Difference between Normal and Exponential-Poisson BTI @− 6σ for planar and
FinFET technologies.
216 HIGH SIGMA SRAM SIMULATION
Figure 6.15: HSNM degradation at the -6 standard normal quantile taken at
various VDD points. Equivalent DC stress @ nominal VDD for t= [100 104 106
108].
increased data retention voltage needed to maintain a certain HSNM margin.
6.3.4 Speed increase and benefits
The methodology introduced here (see Fig. 6.11) results in significant speed-ups
compared to SotA approaches when considered high sigma accuracy. Table 6.2
compares the simulation time between direct Monte Carlo and our approach.
The Monte Carlo simulation is performed for 106 samples which corresponds to
about 4.5σ accuracy. Consequently, 106 SPICE simulations, taking 65ms each,
are performed, followed by 106 SNM calculations by combining the corresponding
VTCs, taking 1ms each. The variable N equals the number of workloads that
need to be simulated. For each change in the ∆VTH distributions, the Monte
Carlo simulation needs to be re-run. This approach is thus not very scalable
with respect to different workloads.
The main advantage of our approach, is using the pre-characterized response
surface. By exploiting the symmetry of the SRAM cell we can reduce the number
of SPICE simulations from n6 to n3, where n is the number of VTH sweep points,
21 in this case (this number of sweep points was used in all simulations shown in
this Chapter and was found to provide accurate results). Nonetheless, in order
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Monte Carlo Our approach
sim. time
per run runs
total sim.
time runs
total sim.
time
spice simulation 65ms N 106 ∼ N 18h 213 ∼ 10 min
VTCs to SNM 1ms N 106 ∼ N 1000s 216 ∼ 24 h
numerical prop-
agation 10s / / N N 10s
Table 6.2: Comparison in speed between direct Monte Carlo and our approach.
The total simulation times dependents on the number of workloads N simulated.
to create the final 6-D response surface, 216 SNM calculations still need to be
performed. Although the initial characterization of the response surface requires
some investment (∼ 24 h), the computation of output distribution as function
of the input ∆VTH distributions can be relatively fast (∼ 10s). Therefore, this
methodology is very scalable with respect to different workloads needed for
workload dependent BTI assessment. Moreover, in this configuration, accuracies
up to 7σ were achieved which is not possible with direct Monte Carlo.
We have not been able to compare our approach extensible against other
technique and is considered future work.
6.4 Summary
In this chapter, an overview was given on the SotA statistical assessment
techniques for evaluating high sigma yields of SRAM cells. Proper evaluation of
the Exponential-Poisson distribution is needed to assess the impact on the circuit
performance at high quantiles. Moreover, workload scalable techniques are
required for fast workload dependent reliability assessments. Consequently,
statistical propagation techniques, using response surfaces, are needed to
evaluate high sigma yields. Non-normal statistics, inherent to many degradation
mechanisms, and non-analytical response surfaces are difficult to be handled
by SotA high-sigma approaches or are far too slow to be simulated by Monte
Carlo. A Numerical Non-Monte-Carlo methodology, capable or reproducing
circuit output distributions at very high quantiles, is presented where arbitrary
input distributions can be handled [170]. Input distributions are propagated to
output distributions using circuit response surfaces. While creating the response
surface, attention needs to be given to the input parameter ranges to assure
minimum error. Sensitivity analysis of the circuit under test is necessary to
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keep the dimensionality of the response surface to acceptable levels. The flexible
simulation setup is very scalable and allows evaluating the workload-dependent
BTI impact on circuit performance for usage based scenarios.
Chapter 7
Implications of BTI induced
time-dependent statistics on
yield estimation of digital
circuits
This chapter will outline the implications of BTI induced time-dependent
threshold voltage distributions on the performance and yield estimation of digital
circuits. Section 7.1 will describe conventional Design For Manufacturability
(DFM) using deterministic margins projected by empirically derived models.
In Section 7.2 the statistical distributions encompassing both time-zero and
time-dependent variability and their correlations are discussed. Then Section
7.3 shows that using Normally distributed BTI ∆VTH , imposed by the SotA
design approaches, in contrast to the Exponential-Poisson distribution, can
significantly overestimate the yield and performance after degradation for two
circuit structures representing memory and logic applications. Finally, in
section 7.4 we show that incorporating the appropriate statistics is crucial for
accurately predicting the necessary guard bands. The original work presented
in this chapter has been published in the authored work of [174].
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(a) (b)
Figure 7.1: Converting between yield and sigma for (a) a single tailed sigma
criterion and (b) a double-tailed sigma criterion.
7.1 Introduction to Design For Manufactureability
Conventionally, upfront circuit simulation using the most significant parameter
statistics, like the transistor threshold voltage VTH , can predict yields of large
scale circuits and memories using various SotA approaches and can provide
guard bands to assure product specifications. The design space is explored
to optimize design parameters such as power and performance while meeting
certain yield criteria. Adding to the initial, process related, variability is the drift
of transistor performance parameters over time due to degradation mechanisms.
This added time-dependent variability can pose significant reliability problems.
7.1.1 Yield
Yield refers to the fraction of manufactured circuits that meet the specifications
across all types of variability. Yield is also expressed in terms of ‘sigma’,
meaning how many standard deviations from the mean value of a Gaussian
distribution. Depending on the specification, single tailed or two-tailed criteria
can be used as illustrated in Fig. 7.1. The use of these Normal statistics as
reference originates from the practical requirements of circuit simulation allowing
for easy evaluation and extrapolation towards higher quantiles. Many device
parameters, including local and global variability also strongly resemble Normal
distributions. Moreover, due to the central limit theorem, the performance of
an entire circuit (which is the result of many underlying, independent random
variables), is approximately normally distributed.
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Single- tailed sigma Double-tailed sigma Yield (%) Failure (%)
0.475 1 68.27 31.73
1.690 2 95.44 4.6
2.782 3 99.73 0.27
3 3.205 99.875 0.135
3.833 4 99.99367 6.33e-3
4.865 5 99.9999427 7.73e-5
5.886 6 99.999999803 1.97e-7
6 6.112 99.9999999013 9.87e-8
∞ ∞ 100 0
Table 7.1: Table showing the Yield and failure probability for the single- and
double-tailed sigma criteria.
The Yield can be calculated from the failure probability as
Y ield = 1− Pfail (7.1)
or from the sigma criteria as
Y ieldDouble−tail = F−1norm(σ)− F−1norm(−σ)
= 1− 2F−1norm(−σ)
Y ieldsingle−tail = F−1norm(σ)
= 1− F−1norm(−σ)
(7.2)
Where F−1norm(x) is the Cumulative Density Function (CDF) of the Standard
Normal distribution. Table 7.1 gives an overview of the yield and failure
probability for various sigma values for the single-tailed and double-tailed
criteria. These sigma values have become commonplace in yield calculation and
typically designers would have their circuits meet the 3σ single-tailed criteria,
meaning than roughly only one in a thousand circuits may fail. At the 6σ
criteria only one in a billion may fail.
Since circuits are comprised out of many different components, each component
with its own failure probability contributes to the final failure probability. A
good example of this concept is a large memory structure like an SRAM array.
A typical embedded SRAM array used in processor L2 cache can be as big as
1MB, having 8 million SRAM cells. Each cell can be written and read and has
to be able to retain its stored value during operation. If any of these actions
fail, the entire memory will fail. The yield of the entire array is the convolution
of the yield of all cells:
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Figure 7.2: The cell yield needed as a function of the array size for different
levels of array yield. A typical array size of a few megabit needs a cell yield in
the order of 6σ in order to acquire a reasonable array yield.
Y ieldArray =
n∏
i=1
Y ieldcell,i (7.3)
were n is the size of the array. Figure 7.2 show the cell yield as function of
the array size, for various values of the array yield. For our L2 cache having
a typical single-tailed yield of 3 sigma, the individual cell yield needs to be as
high as 6 sigma (single-tailed). The SRAM memory array is a fine example of
how stringent design margins can be for an individual circuit. Luckily there are
design features like redundant memory and circuit assist techniques to allow for
reduced cell margins while still meeting the required array yield specification.
A completely opposite example is that of a logic datapath. A datapath block,
illustrated in Fig. 7.3 has a certain time delay between its input and output.
This time delay needs to be smaller than the clock period, otherwise data will
not be registered properly at the next register. To simplify our example we will
assume the timing delay is governed by a single inverter chain. The delay of
the entire inverter chain is then
tlogic = ntinv (7.4)
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where n is the length of the inverter chain. For a yield of 3σ the clock speed
has to equal the sum of the individual inverter delays as
tclk = µtlogic + 3σtlogic
= nµtinv + 3
√
nσtinv
(7.5)
resulting in a margin for a single inverter to equal
tclk
n
= µtinv +
3√
n
σtinv . (7.6)
The margin for a single inverter is thus reduced by a factor of
√
n and the
larger the chain the more relaxed each component may be — the delay shift of
one inverter can be compensated for by the other inverters. In this case when
designing the single inverter to meet the 3σ, the chain itself will most certainly
have a higher yield than the individual inverter components. This concept is
handily used in logic design by using so-called corner based margins, where
each component is simulated in a worst-case (usually 3σ) corner to make sure
the entire circuit will have sufficient yield. The drawback of this approach is
that too large design margins can be taken.
In certain circuits like SRAM arrays, however, underlying non-normal
distributions induced by BTI can propagate to the final array probability.
In such cases, a simplified sigma based methodology will not work and proper
simulation techniques need to be in place to make sure there are no under- or
overestimations for the final product yield.
7.1.2 Reliability
Degradation is a major concern for circuit design because it causes a drift on
transistor parameters. Figure 7.4a illustrates what happens when a design does
not include performance drift due to degradation. At time-0 the circuit meets
the specification but after some time, e.g. 3 years, many circuits fall below
specification. Therefore, at time-0, additional margins (see Fig. 7.4b) need
to be taken into account for any possible degradation effects. Moreover, due
to the increase in time-dependent variability, mean projected margins will not
guarantee all devices working.
In reality, enough margin needs to be taken to ensure the circuit operates
across all corners of variability. At the design stage, circuits are simulated in
many corners such as process variability, temperature variability and supply
voltage variation. As a result, parameter drift due to degradation is usually
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Figure 7.3: Example of a logic datapath between two registers. The delay of
the datapath, tlogic is determined by the sum of the individual component in
the worst case path. In order to simplify this path, inverters are used as a
representation. Variability on the gate level is distributed amongst the other
gates causing a ’averaging-out’ effect.
compensated for by the excessive margin taken on design. This however cannot
continue as shown in Fig. 7.5. For high-performance technologies, the headroom
Headroom = VDD − VTH − 6σVTH − 〈∆VTH〉, (7.7)
where the supply voltage VDD is diminished by VTH guard bands when different
design approaches are used. Treating the VTH at the design level as deterministic
device values for both T0 and TD variability via (c) worst-case corner simulations
(e.g. corner based Static Timing Analysis (STA)) results in design margins
that become so large that it may not be beneficial to move towards the next
technology node. Also (a) statistical average modeling is not suitable as it does
not give any guarantee of working devices. Reliability assessment therefore
needs to be performed in terms of (b) combined statistical distributions.
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(a)
(b)
Figure 7.4: (a) The drift due to degradation causes more of the distribution
to fall below specifications. (b) Added design margin incorporating future
degradation needs to be in place at time-0 design and manufacturing. This in
turn causes a significant part of the distribution to be above spec.
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Figure 7.5: Voltage guard bands and headroom for different high-performance
technologies. Increasing ∆VTH is observed for scaled technologies because of the
increased electric field [108] accelerating degradation [46, 161]. The headroom
for worst case design corner design (c) becomes so low that it may not be
beneficial to move towards an advanced technology node while for statistical
averaging (a) it is too optimistic. Reliability assessment needs to be performed
in terms of statistical distributions encompassing both time-zero and time-
dependent variability and their correlation (b). Values are taken from Table
7.2
7.2 Combined time-zero and time-dependent vari-
ability
In this Section time-zero and time-dependent variability and their correlations
will be discussed. We will limit ourselves to discussing the local (i.e. random)
variability since this component is expected to dominate over the global or
systematic variability. The systematic variability can moreover be removed
from the design margin by using more stringent design rules, yield testing and
product binning.
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Planar FinFET
Tech. node 40 28 10
AV T [mV µm] 2.8 2 1.6
gate length [nm] 40 28 20
gate width [nm] 80 56 10
fin height [nm] / / 30
Area [nm2] 3200 1568 1400
σVTH,0 [mV] 35 36 30
η [mV] 6 6.4 4.6
VDD [V] 0.9 0.85 0.7
VTH,0 [V] 0.45 0.45 0.26
Tinv 2.6 1.5 1.3
VOV /Tinv [MV/cm] 1.7 2.6 3.4
< ∆VTH > [mV] 30 108 224
σ∆VTH [mV] 19 37 45
Table 7.2: Minimum size local time-zero variability for a pFET device in a
planar and bulk FinFET technology. Parameters are calculated using Eqs.
7.8, 7.11, 7.10 and 7.15 for a BTI correlation factor C = 100 mV. Only NBTI
degradation is included where ∆VTH is calculated using Eq. 7.20.
7.2.1 Time-zero variability
A Normal distribution will be assumed to describe the initial, i.e. time-zero
(T0), local VTH variability. The local VTH deviation
σVTH,0 =
AV T√
2WL
(7.8)
can be directly derived from the mismatch between two transistors using
Pelgrom’s mismatch parameter AV T [122], the width W and length L of the
transistor. The factor 2 in the denominator arises from the combination of two
independent random VTH values. Time-zero VTH variability can be attributed to
Random Dopant Fluctuations (RDF), [13] and is dependent on the local channel
doping NA and oxide thickness tox. As a result of the ever decreasing transistor
size, the number of dopant atoms inside the channel region is reduced to only a
handful, resulting in current percolation paths in the channel responsible for
the increased variability. Besides RDF, sources like Metal Grain Granularity
(MGG) and Line Edge Roughness (LER) also contribute to the time-zero random
variability as introduced in Chapter 2.
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7.2.2 Time dependent variability
BTI induced time-dependent variability can be described from Exponential-
Poisson statistics introduced by Eq. 3.17b in Chapter 3. The distribution,
dependent on the average impact per defect η and number of charged defects
NT , is repeated here
Fη,NT (∆VTH) =
∞∑
n=0
e−NTNnT
n! Fn(∆VTH , η)
=
∞∑
n=0
e−NTNnT
n!
γ(n, ∆VTHη )
(n− 1)! .
(7.9a)
(7.9b)
The first two moments of the BTI distribution were introduced by Eq. 3.19 and
are repeated here as the mean
µ∆VTH = 〈∆VTH〉 = ηNT (7.10)
and the variance
σ2(∆VTH) = 2η〈∆VTH〉 = 2ηµ∆VTH (7.11)
also expressed in terms of η and the average number of charged defects NT .
The analytical description of Eq. 7.9 allows evaluating the impact of BTI from
the perspective of an average ∆VTH with a certain variance, correspondingly
expressed by < ∆VTH > and η. One of the direct observations is that time-
dependent variability increases with degradation.
7.2.3 Correlations and combined effect
The ∆VTH cumulative distribution after degradation
K(∆VTH) =
∫ ∞
0
gVTH,0(∆VTH − V )Fη,NT (V )dV (7.12)
is a convolution between time-zero (T0) and time-dependent (TD) BTI
variability (see Fig. 7.6), where gVTH,0() is the time zero Normal PDF and
Fη,NT () the BTI CDF given by Exponential-Poisson statistics of Eq. 7.9.
Although this provides a complete picture, it can be computationally difficult
to assess the distribution correctly at high quantiles. Moreover, considering the
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practical requirements for SotA design approaches, the final ∆VTH distribution
can alternatively be approximated by Normal distributions [153, 97].
A zeroth-order approximation consist of shifting the initial T0 VTH by the
degradation value µ∆VTH
VTH ∼ N
(
µVTH,0 + µ∆VTH , σVTH,0
)
(7.13)
representing the total VTH distribution after degradation as an uniformly shifted
Normal distribution (Fig. 7.6). A more accurate first-order approximation
is adjusting the spread of the distribution according to the increased spread
induced by the BTI using Eq. 7.11, giving
VTH ∼ N
(
µVTH,0 + µ∆VTH ,
√
σ2VTH,0 + σ
2
∆VTH
)
(7.14)
The discrepancy between using the Exponential-Poisson distribution and the
approximating statistics (see Fig. 7.7) increases for increasing T0 variability
and increasing degradation [174]. Moreover, it is apparent that the importance
of incorporating time dependent variability also depends on the relative impact
of time-dependent variability as compared to time-zero variability.
No systematic correlation between the individual device VTH,0 and its ∆VTH
has been observed [131], however a correlation between the time-zero and time
dependent variances has been shown in [97, 7, 159, 90]. The correlation follows
the empirical relation
σ2∆VTH (t) =
µ∆VTH (t)
C
σ2∆VTH,0 , (7.15)
where C is referred to as the BTI correlation factor for the unimodal case,
characteristic for a given technology. Which inherently, using Eq. 7.11, gives
an estimate for
η =
σ2∆VTH,0
2C . (7.16)
The total ∆VTH variance can then be expressed as
σ2∆VTH,TOTAL(t) =
(
µ∆VTH (t)
C
+ 1
)
σ2∆VTH,0 . (7.17)
On both commercial and research grade technologies, various values for C can
be extracted, giving no universal correlation between the T0 and TD variance
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as illustrated in Fig. 7.8.
This correlation factor will, however, determine whether the TD variability
has to be considered on top of T0 variability or not. In Fig. 7.8. the relative
importance of TD variability compared to T0 variability is indicated using
the dotted and full black lines. These iso-lines show the added sigma margin
(∆σ) that needs to be adopted on top of a standard 3σ margin factoring in
time-zero variability +50mV uniform BTI shift. The discrepancy between using
a uniform shift and a Normal shift is shown in dotted lines. In solid lines the
discrepancy between using a uniform shift and an Exponential-Poisson shift (Fig.
7.6) is shown. Time-dependent variability becomes relatively more important
when moving from the bottom-right to top-left corner. Technologies in the
bottom-right have time-zero variability which is relatively more dominant then
BTI variability. Implementing margins to cope with time-zero variability could
therefore suffice. However, technologies more in the top-left corner will have
TD variability more dominant than T0 variability making reliability assessment
in terms of correct statistical distributions necessary.
7.3 Implication of time-dependent variability on
product specifications
Assessing the impact of BTI induced TD variability on the VTH can prove
difficult when addressing different technologies because of uncertainty on the
BTI critical parameters η and NT . The correlation between time-zero and time-
dependent variability however gives a powerful predictive method for evaluating
existing and future technologies.
Using Eq. 7.16, η can directly be derived from the initial time-zero variation or
directly from Pelgrom’s mismatch parameter AV T as
η = A
2
V T
2WL
1
C
. (7.18)
NT can be expressed in the same η and the average ∆VTH , i.e. the amount of
degradation as
NT =
µ∆VTH
η
(7.19)
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Figure 7.6: The total VTH distribution (time-zero combined with BTI) can be
approximated by (red) a uniform BTI shift (here 50mV ) (Eq. 7.13) or (dotted)
a Normally distributed BTI shift (Eq. 7.14). However the true BTI shift is
given by (black) the Exponential-Poisson model. The discrepancies between
using the Exponential-Poisson distribution and the approximations are evident
at higher quantiles. The added sigma margin (∆σ) that needs to be taken on
top of a standard 3σ margin (factoring in time-zero variability + 50mV mean
BTI shift), using either a Normal BTI approximation or Exponential-Poisson
BTI is graphically illustrated.
Shown in Table 7.2 is an approximating trend for the minimum size T0 local
variability using the expected Pelgrom’s mismatch parameter AV T [111, 163,
178]. The corresponding η values can be readily obtained using Eq. 7.18.
The beneficial effect on the headroom (see Fig. 7.5) due to lower T0 variability
and reduced VTH is drastically compensated by NBTI because of the increased
overdrive electric field Eox (calculated as VOV /Tinv.)[107] accelerating the VTH
degradation as Eγox, where γ is the voltage acceleration which has a typical
value of 3 for NBTI[46]. As a reference case, for the 40nm node, BTI induced
∆VTH is set at a maximum criterion of 30 mV. Extrapolation towards more
scaled nodes is done using Eox resulting in the following relationship which
assumes there are no changes in the oxide or oxide quality.
µ∆VTH,1
Eγox,1
=
µ∆VTH,2
Eγox,2
(7.20)
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Figure 7.7: The discrepancy (shown here at the standard Normal 6σ quantile)
for an average 50mV degradation between the Exponential-Poisson distribution
and the approximation increases for higher time-zero variability.
The exercise performed in Table 7.2 reveals that a substantial improvement of
the gate stack quality is needed in order to keep BTI within acceptable margins.
This is especially true for planar technologies which need sufficient overdrive
voltage to maintain transistor performance. FinFET technologies can somewhat
relax their electric field without losing performance over planar due to improved
control of the channel by the (tri-)gate. Additionally, metal gate work function
tuning and using a fully depleted body reduces the electric field in the high-k
layer and has been shown to be an effective mitigation approach for PBTI while
NBTI still shows equivalent degradation as function of the applied field [130].
7.3.1 Impact of appropriate time-dependent statistics
Inserting the combined (T0+TD) statistics involves convoluting the Normally
distributed T0 distribution with the Exponential-Poisson distribution using Eq.
7.12 as illustrated in Fig. 7.6. Alternatively, zeroth or first order approximations
can be used given by Eqs. 7.13 and 7.14. Figure 7.7 shows however the
discrepancy between the Exponential-Poisson statistics and approximating
statistics. The discrepancy increases for increasing T0 variability and increasing
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Figure 7.8: Correlation between time-zero and time-dependent standard
deviations for a 50mV mean NBTI shift. Various published data from commercial
and research grade technologies combined with measured imec data are shown.
No obvious universal correlation can be observed. A difference is made between
global and locally measured NBTI (filled and open symbols respectively).
degradation. In the following subsection we discuss the impact of the statistics
on representative circuit structures.
7.3.2 SRAM cell
The Static Random Access Memory (SRAM) cell has been the workhorse for
embedded memory for the past decades and is currently present in almost every
integrated CMOS product. Since the SRAM cell is also usually the most scaled
device of the System-On-Chip (SoC), its reliability is of great importance to
evaluate future technology scaling. Therefore the cell under test here is the
most commonly used 6T SRAM structure depicted in Fig. 6.4a. As the Figure
Of Merit (FOM) under survey, we use the Read Static Noise Margin (RSNM),
where we take the minimum of the two Seevinck squares inside the butterfly
curve [145].
In Section 7.2 we have shown that a Normal approximation of the BTI
distribution can give a significant discrepancy at high quantiles compared
to the more accurate Exponential-Poisson distribution, even when adjusted for
234 IMPLICATIONS OF BTI INDUCED TIME-DEPENDENT STATISTICS ON YIELD ESTIMATION OF
DIGITAL CIRCUITS
Figure 7.9: Monte Carlo simulation of the RSNM of a 28nm technology SRAM
cell for an average 50mV NBTI shift for one Pull Up (PU) transistor for a BTI
correlation factor C = 100mV. Data is shown on a Standard Normal Quantile
plot.
the increased spread. To investigate if the same trend can be observed for the
RSNM, a Monte Carlo SPICE simulation is performed using the Exponential-
Poisson statistics of Eq. 7.12 and the Normal approximation of Eq. 7.14. The
resulting RSNM of a 28nm technology SRAM cell for an average 50mV NBTI
shift for one Pull Up (PU) transistor is shown in Fig. 7.9 for a BTI correlation
factor C = 100 mV.
The discrepancy between the RSNM when using the Normal ∆VTH distribution
and the Exponential-Poisson distribution is apparent at high quantiles, needed
for a meaningful SRAM cell prediction. To assess the impact of BTI on
the SRAM cell, we compare the difference in cell yield (in Standard Normal
Quantiles) for equal RSNM, shown in Fig. 7.10. Using an approximating Normal
distribution for the degradation can cause significant errors compared to the
actual case as the discrepancy will increase even further for higher quantiles.
For a cell yield of 6σ using the Normal BTI approximation an error of 0.5σ
can be obtained resulting in a true yield of 5.5σ . For an 8Mb memory this
results to a reduced yield of 86% (5.5σ cell yield) compared to the target yield
of 99.2% (6σ cell yield).
Considering the practical requirements for SotA design approaches, we can
IMPLICATION OF TIME-DEPENDENT VARIABILITY ON PRODUCT SPECIFICATIONS 235
Figure 7.10: Discrepancy between the RSNM Standard Normal Quantile plots
for the Exponential-Poisson BTI and the Normal BTI of Fig. 7.9.
now further investigate to what degree the final ∆VTH distribution can be
approximated by Normal distributions opposed to using the Exponential-Poisson
model for various BTI correlation values of C. Simulation of the RSNM, using
the High-Sigma simulation methodology introduced in Chapter 6 is performed.
A comparison is made between using a uniform BTI shift and using either a
Normal or Exponential-Poisson distributed BTI shift. The resulting RSNM
is shown in Fig. 7.11 for a 1-1-2 sized 6T SRAM simulated in FinFET 22nm
technology. The ∆σ discrepancy is assessed at the RSNM=10mV point.
The discrepancy between using a uniform shift and a Normal shift is shown
in dotted lines. In solid lines the discrepancy between using a uniform shift
and an Exponential-Poisson shift (Fig. 7.6) is shown. The calculated SRAM
cell yield discrepancy can be as high as 0.5σ as also revealed by the extensive
Monte Carlo simulation shown in Fig. 7.10. Here we predict that for high
time-dependent variability, Normal approximations for BTI are not sufficient to
correctly assess the true cell yield, which was also confirmed on silicon in [124].
7.3.3 Ring oscillator
Besides memory structures, critical logic paths subjected to degradation can
also cause reduced product performance or runtime failures. The Ring Oscillator
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Figure 7.11: Statistical propagation technique of the RSNM of a 22nm FinFET
technology SRAM cell for an average 50mV NBTI shift for one Pull Up (PU)
transistor for a NBTI correlation factor C = 65 mV. The discrepancies between a
uniform shift and Exponential-Poisson shift are calculated for an RSNM=10mV.
(RO) structure is a rather simple but nonetheless useful circuit that represents the
delay of a logic data path [162]. Shown in Fig. 7.13 is the frequency distribution
of an 11-stage RO (28nm technology), using different BTI ∆VTH distributions
(Eqs. 7.12 and 7.14). Any gm degradation due to BTI can have additional
adverse effects on the RO frequency degradation, but is not considered here.
Nonetheless it can again be shown that not taking into account the increased
spread can lead to underestimation of the true loss in parametric yield. However
up to 3σ (= 99.87 %, typical corner criterion for logic) the Normal distribution
(Eq. 7.14) can well represent the actual frequency degradation.
7.4 Implication of time dependent variability on
product binning and yield estimation
Up to this point BTI induced variability has been combined with, and
consequently masked by, the initial variability. However, to understand the
proper impact of time-dependent variability on the actual circuit in field, a large
portion of the initial T0 variability has to be taken out since not all of the product
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Figure 7.12: The relative importance of BTI variability compared to T0
variability for 6T SRAM memory cells. The iso-lines show the sigma discrepancy
(∆σ) calculated for an RSNM=10mV (Fig. 7.11) between using a uniform shift
and a Normal shift (dotted) or using a uniform shift and an Exponential-Poisson
shift (solid).
will reach the T0 yield criteria. As a case study, performance binning, where the
product is sorted according to its performance, is discussed. Binning is a way
to cope with variability by differentiating product and categorizing them based
on performance. Binning allows to for large variations to be condensed into
smaller numbers of marketed designations. Products are tested for frequency
and voltage tolerances and the factory bins-out the chips for use in specific
product lines.
7.4.1 Consequences of time-dependent statistics
Time-zero variations are analyzed at design time and moreover can be further
handled post-design by yield testing, binning and burn-in. As a result, the
final product behaves within a more narrow performance range, i.e. the spread
is significantly reduced. Time dependent variability, however, cannot be fully
analyzed at time-zero testing since there is no evident correlation between the
initial T0 VTH values and the potential magnitude of ∆VTH due to degradation.
Consequently, stochastic degradation mechanisms will still impose a spread on
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Figure 7.13: Normal probability plot of the RO frequency distributions for an
average 50mV NBTI shift using the Exponential-Poisson (Eq. 7.12) statistics
and Normal degradation statistic (Eq. 7.14) compared to the t0 case
the final product performance which aggravates over time. The only way to
cope with this is to either add extra guard bands, which induce high design
overhead for a given specification, or to perform run-time mitigation schemes. In
the following subsection we will describe the impact on estimating the product
yield, represented by an RO, when using the Exponential-Poisson or Normal
statistics to describe BTI ∆VTH .
7.4.2 Ring oscillator
As an example, the same RO from Section 7.3 is taken where yield testing
will be performed. Firstly the T0 population will be tested where samples
will be discarded when the frequency does not meet the specification. Here,
the product is sorted into 2 bins representing ‘Low’ and ‘High’ performance.
The actual binning criteria are dependent on a lot of factors including the
SoC, the application and specific customer demands. For this study we will
set a frequency criterion at the -1 Standard Normal Quantile corresponding
to 15.9% of the cumulative probability. This means that the bottom 15.9%
of the population will be designated as ‘Low’ performance and the bottom
84.1% will be designated as ‘High’ performance. The binned population is then
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Figure 7.14: Using the yield criterion of µ− σ on the RO distributions shown
in Fig.7.13 results in a wider discrepancy between the Exponential-Poisson and
Normal degradation statistics.
degraded using Monte Carlo simulation where either the Exponential-Poisson
or Normal distribution is used as discussed in Section 7.3. Figure 7.14 shows
the binned population before and after BTI degradation for inserting the two
degradation statistics. Using an approximating statistic will result in a too
optimistic estimation of the degraded performance. For instance when using a
50mV Normal shift (Eq. 7.14), the product can be specified to have a minimum
frequency of 2.1 GHz with an µ-3σ (99.87 ) accuracy after degradation. However,
the true ‘degraded’ yield for the 2.1GHz criterion equals µ-2.5σ (99.38 ) by using
Exponential-Poisson statistics (Eq. 7.12). Using an approximating statistic will
lead, in this case, to ∼4-5 times increase in field returns of the product due to
under-performance.
7.5 Summary
Designing for time-dependent variability is crucial for the reliability assessment
of future technologies and its applications. The first step in designing for
time-dependent variability is to determine the application specific criterion
for ∠∆VTH(t)〉, i.e. the amount of degradation the application can tolerate.
Secondly the measure for BTI time-dependent variability described by η needs
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to be extracted. This can be done by either (a) measurements on the relevant
technology or (b) estimation using the T0 variance from (Eq. 7.16). Finally, an
appropriate distribution needs to be determined which comes in two options.
Firstly a Normal approximation using (Eq. 7.12), can be used to represent
the BTI degradation. The resulting total VTH distribution can then also be
expressed by a Normal distribution (Eq. 7.14). This however leads to significant
discrepancies in the distribution tails of both the transistor’s performance
as well as the circuit’s performance, which increases when yield testing and
performance binning are taken into account [174]. Secondly, more accurately,
the Exponential-Poisson statistics can be used such that the resulting VTH
distribution can be expressed as a convolution using (Eq. 7.12). Especially when
considering quantiles higher than 3σ (e.g. for SRAM), the Exponential-Poisson
statistics significantly improves the estimation on future failures as Normal
approximations fall short of correctly modeling the distribution tails.
Chapter 8
Conclusions and perspectives
8.1 Main messages
A broad study of the characterization and simulation methodology for time-
and workload dependent variability in advanced CMOS technologies has been
presented. The main focus has been on the Bias Temperature Instability (BTI)
of the threshold voltage (VTH). The general messages of this work are the
following:
• A significant increase in the spread of time-dependent variability has been
observed for current technologies and is expected to be more pronounced
for future scaled technologies.
• Consequently, as time-dependent variability is an intrinsic problem related
to the granular nature of matter, it will be an inevitable reality for deeply
scaled devices which cannot be mitigated at the technology level.
• Therefore, combining deterministic workloads with statistical assessment
techniques will be imperative for reducing circuit margins to continue
technology scaling.
The conclusions reported here strongly support that Design and Technology Co-
Optimization (DTCO) will offer the solution to the reliability problems foreseen
for ultra-scaled and future technologies. For SRAM memories, incorporating
reliability statistics in the yield assessment of bit-cell arrays will enable to
correctly asses array sizes and needed circuit margins. For logic circuits, yield
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optimization under time-0 variability is already enabled using e.g. binning and
supply voltage tuning. However, for time-dependent performance variability,
workload dependent analysis can be incorporated to reduce excessive design
margins currently put in place for reliability.
8.2 Contributions
• Typical NBTI and PBTI time-dependent variability assessments, devel-
oped in academia, are performed using single device measurements to
extract relevant distributing parameters as the average number of charged
oxide defects NT and the average ∆VTH impact per charged defect η. We
have shown to extract these parameters using dedicated transistor arrays
[168, 171]. The improved statistical characterization allows to analyze the
NBTI distribution at high quantiles, revealing important contributions
origination from Random Telegraph Noise (RTN). Moreover, based on
the data of PBTI distributions obtained from HKMG devices, we have
observed a bimodal Exponential Poisson distribution originating from
defects located in the HK oxide and at the interface between the HK and
silicon-dioxide (SiO2) interlayer. The novel generic analytical description
of the distribution, derived here, allows to project both the N- and PBTI
∆VTH distributions towards high quantiles at realistic circuit operating
conditions.
• Accurately projecting time-dependent ∆VTH distributions is essential
for the failure rate assessment of SRAM bit-cells vulnerable to device
mismatch. In light of this understanding we have provided SRAM test
circuit designs capable of extracting statistical bit cell stability metrics
like WTP and SNM prone to degradation due to BTI.
• Furthermore, as the reliability assessment of SRAM bit-cell arrays becomes
more pronounced for future technologies, we have provided a simulation
methodology capable of handling BTI induced ∆VTH distributions [170].
The proposed methodology relies on analytical, i.e. non-Monte-Carlo,
propagation of the transistors’ ∆VTH distribution using a response surface
for the Figure of Merit (FOM) considered. Since the error margin
depends directly on the input parameter range, high quantiles of the
FoM distribution can be reached with great accuracy by taking this
range wide enough when characterizing the response surface. Although
this thorough pre-characterization of the SRAM bit-cell response surface
is computational intensive, the subsequent propagation of the input
parameters distributions is order of magnitude faster. Consequently,
fast simulations for a wide range of different workload-dependent input
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distributions can be performed. This allows for a flexible and time-efficient
workload-dependent assessment of the reliability, crucial for determining
real-case circuit margins.
• Complementary, we also developed a practical circuit level reliability
compact model for SPICE simulation. Reliability is annotated to the
circuit by using a black-box Verilog-A based wrapper around the core
transistor model. This approach, being the least invasive for standard
industrial Electronic Design Automation(EDA), allows to simulate BTI
and RTN in a defect-centric approach. Combining the bias dependence of
widely distributed defect time-constants, combined with a stochastic defect
∆VTH impact, allows for fully coupled statistically varying degradation in
the transient simulations. Moreover, by means of abstracting deterministic
waveforms into regions of similar Duty Factor (DF ), frequency (f),
gate and temperature bias (VG, T ) [173], workload dependence can be
introduced by a ‘single-shot’ calculation of the previous stress. Both
Monte Carlo and corner based assessments are supported for most used
SPICE analyses DC, AC and transient, covering the wide range of analysis
used to benchmark digital and mixed-mode circuits. Furthermore, we
have provided a generic reliability simulation flow which fits into the
already established EDA-tools, underlying the feasibility of implementing
workload dependent reliability simulation.
• Finally, we outlined the implications of time-dependent variability on the
performance and yield estimation of digital circuits and SRAM bit-cell
arrays [174, 169, 172]. We have shown that Normally distributed ∆VTH ,
imposed by SotA design approaches significantly overestimates the yield and
performance for both digital logic and SRAM bit-cell arrays. Projecting,
BTI distributions, for current accepted mean degradation margins of 50
mV, using silicon validated distribution parameters, can result into one
Standard Normal Quantile (σ) in yield discrepancy at the 3σ device level.
For SRAM bit-cell arrays this propagates to ∼ 0.5σ discrepancy at the
−6σ yield level.
• For digital logic data paths, the effect is somewhat mitigated due to the
‘averaging-out’ effect of sequentially connected logic gates already affected
by time-zero variability. However, we do foresee a possible aggravation of
the time-dependent impact when product binning is implemented. Product
binning result in more tight performance distributions, partially mitigating
time-zero variations. Since the time-dependent variability is uncorrelated
to time-zero variability, it will have relatively higher impact in a binned
product that cannot be accounted for during initial product binning.
Consequently, guard banding a binned product using Normal statistics will
result in considerable fraction of the product falling below specification.
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This further underlines the necessity of accurate statistical aging models
to predict necessary guard bands. This will be one of the main future
design challenges for handling time-dependent variability.
8.3 Perspectives
Future work recommendations for a possible continuation and extension of this
work can be summarized as follows:
• Extension of the single defect impact statistical modeling towards gate
and drain bias dependence. This would involve characterization of the
single defect impact at different device gate and drain bias conditions.
• Development of dedicated test-structure with on-chip data processing to
directly extract the distribution of capture and emission time constants.
This would allow for a more rigorous statistical examination to detect
correlation between time-constants and defect impact.
• A defect-centric approach to modeling Channel Hot Carrier (CHC) ∆VTH
distribution will become the next relevant degradation mechanism to
study for future scaled FinFET and Nanowire technology. As the FinFET
devices scale further, the probability of the gate oxide capturing high
energetic carriers increases. For nanowires, speculated to be a replacement
technology for FinFET, the problem aggravates as the entire channel is
surrounded by gate oxide material.
• Extension of the Non-Monte-Carlo statistical propagation technique to
other circuits and problems than SRAM cells only. The methodology
could be generalized to perform a statistical assessment on regular circuit
topologies like memories, register files or multipliers.
• ‘User-friendly’ and run-time efficient implementation of the degradation
models in industrial CAD flows.
• Incorporation of realistic workload dependent behavior combined with
the statistical BTI models provided in this work to asses circuit margins.
The co-authored work of [149] combines the BTI atomistic property of
this work with true workload-dependency for variability analysis.
• As time-dependent variability cannot be mitigated at time-0 technology
level, mitigation techniques on the circuit and architectural level offer a
way to reduce overhead margins for deeply scaled technologies. Dedicated
run-time aging monitors for logic circuits able to detect both parametric
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delay variations and function failures can be used for the characterization
of BTI degradation. In turn, the aging monitors can be used to exploit
run-time mitigation at the circuit or architectural level by tuning supply
voltage and frequency to keep error rates within accepted specifications.
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